Memristor emulator for memristor circuit applications

IEEE Transactions on Circuits and Systems I: Regular Papers

Volumn 59, Issue 10, 2012, Pages 2422-2431

  Kim, Hyongsuk ^a   Sah, Maheshwar Pd ^a   Yang, Changju ^a   Cho, Seongik ^a   Chua, Leon O ^b  

^a Chonbuk National University   (South Korea)

^b UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

Decremental configuration; emulator; incremental configuration; memristor; off the shelf devices

Indexed keywords

OXIDE MINERALS; SPICE; TIMING CIRCUITS; TITANIUM DIOXIDE;

DECREMENTAL CONFIGURATIONS; EMULATOR; INCREMENTAL CONFIGURATIONS; MEMRISTOR; OFF-THE-SHELF DEVICES;

MEMRISTORS;

EID: 84867331929     PISSN: 15498328     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSI.2012.2188957     Document Type: Article

References (22)

1. L. O. Chua, "Memristor-the missing circuit element," IEEE Trans. Circuit Theory, vol. CT-18, no. 5, pp. 507-519, Sep. 1971.
2. L. O. Chua and S. M. Kang, "Memristive devices and systems," Proc. IEEE, vol. 64, no. 2, pp. 209-223, Feb. 1976.
3. D. B. Strukov, G. S. Snider, D. R. Stewart, and R. S. Williams, "The missing memristor found," Nature 453, pp. 80-83, 2008.
4. G. Snider, "Self-organized computation with unreliable, memristive nanodevices," Nanotechnology, vol. 18, no. 36, pp. 1-13, 2007.
5. F. Y. Wang, "Memristor for Introductory Physics," arXiv: 0808.0286 v1 (physics. Class-ph), 2008.
6. M. Itoh and L. O. Chua, "Memristor cellular automata and memristor discrete-time cellular neural networks," Int. J. Bifurcation Chaos (IJBC), vol. 19, no. 11, pp. 3605-3656, 2009.
7. S. H. Jo, T. Chang, I. Ebong, B. B. Bhadviya, P.Mazumder, and W. Lu, "Nanoscale memristor device as synapse in neuromorphic systems," Amer. Chem. Soc., Nano Lett., vol. 10, no. 4, pp. 1297-1301, Mar. 2010.
8. Q. Xia et al., "Memristor-CMOS hybrid integrated circuits for reconfigurable logic," Amer. Chem. Soc., Nano Lett., vol. 9, no. 10, pp. 3640-3645, Sep. 2009.
9. J. Borghettil, G. S. Snider, P. J. Kuekes, J. J. Yang, D. R. Stewart, and R. S. Williams, "Memristive switches enable stateful logic operations via material implication," Nature Lett., vol. 464, no. 8, pp. 873-876, Apr. 2010.
10. M. Aono and T. Hasegawa, "The atomic switch," Proc. IEEE, vol. 98, no. 12, pp. 2228-2236, Dec. 2010.
11. M. N. Kozicki, C. Gopalan, M. Balakrishnan, and M. Mitkova, "A low-power nonvolatile switching element based on copper-tungsten oxide solid electrolyte," IEEE Trans. Nanotechnol., vol. 5, no. 5, pp. 535-544, Sep. 2006.
12. R. Waser and M. Aono, "Nanoionics-based resistive switching memories," Nature Mater., vol. 6, pp. 833-840, Nov. 2007.
13. M. Kund, G. Beitel, C. U. Pinnow, T. Röhr, R. Schumann, R. Symanczyk, K. D. Ufert, and G. Müller, "Conductive bridging RAM (CBRAM): an emerging non-volatile memory technology scalable to sub 20 nm," IEDM Tech. Dig., pp. 754-757, 2005.
14. A. Rak and G. Cserey, "Macromodelling of the memristor in SPICE," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 29, no. 4, pp. 632-636, Apr. 2010.
15. Z. Biolek, D. Biolek, and V. Biolková, "SPICE model of memristor with nonlinear dopant drift," Radio Eng., vol. 18, no. 2, pp. 210-214, Jun. 2009.
16. D. Batas and H. Fiedler, "A memristor SPICE implementation and a new approach for magnetic flux-controlled memristor modeling," IEEE Trans. Nanotechnol., vol. 10, no. 2, pp. 250-255, Mar. 2011.
17. S. Benderli and T. A.Wey, "On SPICE macromodelling of TiO memristors," Electron. Lett., vol. 45, no. 7, pp. 377-379, Mar. 2009.
18. Y. V. Pershin and M. Di Ventra, "Practical approach to programmable analog circuits with memristors," IEEE Trans. Circuits Syst. I, vol. 57, no. 8, pp. 1857-1864, Aug. 2010.
19. R. Multu and E. Karakulak, "Emulator circuit of memristor with linear dopant drift made using analog multiplier," in Proc. 2010 National Conf. Elect., Electron. Comput. Eng. (ELECO), 2010, pp. 380-384.
20. H. Kim, M. P. Sah, C. Yang, T. Roska, and L. O. Chua, "Neural synaptic weighting with a pulse-based memristor circuit," IEEE Trans. Circuit Syst. I, vol. 59, no. 1, pp. 148-158, Jan. 2012.
21. H. Kim, M. P. Sah, C. Yang, T. Roska, and L. O. Chua, "Memristor bridge synapses," Proc. IEEE, vol. 100, no. 6, Jun. 2012, to be published.
22. M. P. Sah, C. Yang, H. Kim, and L. O. Chua, "Memristor circuit for artificial synaptic weighting," in Proc. IEEE Int. Symp. Circuit Syst. (ISCAS), 2012, to be published.