-
1
-
-
33846118079
-
Designing reliable systems from unreliable components: The challenges of transistor variability and degradation
-
S. Borkar, "Designing reliable systems from unreliable components: The challenges of transistor variability and degradation," IEEE Micro, vol. 25, no. 6, pp. 10-16, 2005.
-
(2005)
IEEE Micro
, vol.25
, Issue.6
, pp. 10-16
-
-
Borkar, S.1
-
3
-
-
34147197380
-
An experimental study of soft errors in microprocessors
-
G. P. Saggese et al, "An Experimental Study of Soft Errors in Microprocessors," IEEE Micro, vol. 25, no. 6, 2005.
-
(2005)
IEEE Micro
, vol.25
, Issue.6
-
-
Saggese, G.P.1
-
5
-
-
77949759608
-
Shoestring: Probabilistic soft error reliability on the cheap
-
S. Feng, S. Gupta, A. Ansari, and S. A. Mahlke, "Shoestring: probabilistic soft error reliability on the cheap," in ASPLOS, 2010, pp. 385-396.
-
(2010)
ASPLOS
, pp. 385-396
-
-
Feng, S.1
Gupta, S.2
Ansari, A.3
Mahlke, S.A.4
-
6
-
-
53349140999
-
Understanding the propagation of hard errors to software and implications for resilient systems design
-
M. Li et al., "Understanding the Propagation of Hard Errors to Software and Implications for Resilient Systems Design," in ASPLOS, 2008.
-
(2008)
ASPLOS
-
-
Li, M.1
-
9
-
-
33748113790
-
Restore: Symptom-based soft error detection in microprocessors
-
July-Sept
-
N. Wang and S. Patel, "Restore: Symptom-Based Soft Error Detection in Microprocessors," IEEE Transactions on Dependable and Secure Computing, vol. 3, no. 3, July-Sept 2006.
-
(2006)
IEEE Transactions on Dependable and Secure Computing
, vol.3
, Issue.3
-
-
Wang, N.1
Patel, S.2
-
10
-
-
53349095714
-
A characterization of instruction-level error derating and its implications for error detection
-
DSN 2008. IEEE International Conference on
-
J. Cook and C. Zilles, "A characterization of instruction-level error derating and its implications for error detection," in Dependable Systems and Networks With FTCS and DCC, 2008. DSN 2008. IEEE International Conference on, 2008, pp. 482-491.
-
(2008)
Dependable Systems and Networks with FTCS and DCC, 2008
, pp. 482-491
-
-
Cook, J.1
Zilles, C.2
-
11
-
-
84944403418
-
A systematic methodology to compute the architectural vulnerability factors for a high-performance microprocessor
-
S. S. Mukherjee et al., "A Systematic Methodology to Compute the Architectural Vulnerability Factors for a High-Performance Microprocessor," in MICRO, 2003.
-
(2003)
MICRO
-
-
Mukherjee, S.S.1
-
12
-
-
64949172746
-
Eliminating microarchitectural dependency from architectural vulnerability
-
HPCA 2009. IEEE 15th International Symposium on
-
V. Sridharan and D. Kaeli, "Eliminating microarchitectural dependency from architectural vulnerability," in High Performance Computer Architecture, 2009. HPCA 2009. IEEE 15th International Symposium on, 2009, pp. 117-128.
-
(2009)
High Performance Computer Architecture, 2009
, pp. 117-128
-
-
Sridharan, V.1
Kaeli, D.2
-
13
-
-
15044358182
-
Reducing the soft-error rate of a high-performance microprocessor
-
C. T. Weaver, J. Emer, S. S. Mukherjee, and S. K. Reinhardt, "Reducing the soft-error rate of a high-performance microprocessor," IEEE Micro, vol. 24, no. 6, 2004.
-
(2004)
IEEE Micro
, vol.24
, Issue.6
-
-
Weaver, C.T.1
Emer, J.2
Mukherjee, S.S.3
Reinhardt, S.K.4
-
14
-
-
84968854658
-
Y-branches: When you come to a fork in the road, take it
-
N. J. Wang, M. Fertig, and S. J. Patel, "Y-branches: When you come to a fork in the road, take it," in IEEE PACT, 2003, pp. 56-67.
-
(2003)
IEEE PACT
, pp. 56-67
-
-
Wang, N.J.1
Fertig, M.2
Patel, S.J.3
-
15
-
-
0030286383
-
A gate-level simulation environment for alpha-particle-induced transient faults
-
IEEE Transactions on Nov.
-
H. Cha, E. Rudnick, J. Patel, R. Iyer, and G. Choi, "A gate-level simulation environment for alpha-particle-induced transient faults," Computers, IEEE Transactions on, vol. 45, no. 11, pp. 1248-1256, Nov. 1996.
-
(1996)
Computers
, vol.45
, Issue.11
, pp. 1248-1256
-
-
Cha, H.1
Rudnick, E.2
Patel, J.3
Iyer, R.4
Choi, G.5
-
18
-
-
44849143703
-
Fault-tolerant design of the ibm power6 microprocessor
-
K. Reick, P. Sanda, S. Swaney, J. Kellington, M. Mack, M. Floyd, and D. Henderson, "Fault-tolerant design of the ibm power6 microprocessor," Micro, IEEE, vol. 28, no. 2, pp. 30-38, 2008.
-
(2008)
Micro, IEEE
, vol.28
, Issue.2
, pp. 30-38
-
-
Reick, K.1
Sanda, P.2
Swaney, S.3
Kellington, J.4
Mack, M.5
Floyd, M.6
Henderson, D.7
-
21
-
-
35348921109
-
Examining ace analysis reliability estimates using fault-injection
-
New York NY, USA: ACM http://doi.acm.org/10.1145/1250662.1250719
-
N. J. Wang, A. Mahesri, and S. J. Patel, "Examining ace analysis reliability estimates using fault-injection," in Proceedings of the 34th annual international symposium on Computer architecture, ser. ISCA '07. New York NY, USA: ACM, 2007, pp. 460-469. [Online]. Available: http://doi.acm.org/10. 1145/1250662.1250719
-
(2007)
Proceedings of the 34th Annual International Symposium on Computer Architecture, Ser. ISCA '07
, pp. 460-469
-
-
Wang, N.J.1
Mahesri, A.2
Patel, S.J.3
-
22
-
-
44849084462
-
Computing accurate avfs using ace analysis on performance models: A rebuttal
-
A. Biswas, P. Racunas, J. Emer, and S. Mukherjee, "Computing accurate avfs using ace analysis on performance models: A rebuttal," Computer Architecture Letters, vol. 7, no. 1, pp. 21-24, 2008.
-
(2008)
Computer Architecture Letters
, vol.7
, Issue.1
, pp. 21-24
-
-
Biswas, A.1
Racunas, P.2
Emer, J.3
Mukherjee, S.4
-
23
-
-
84858759524
-
Relyzer: Exploiting application-level fault equivalence to analyze application resiliency to transient faults
-
S. K. S. Hari, S. V. Adve, H. Naeimi, and P. Ramachandran, "Relyzer: exploiting application-level fault equivalence to analyze application resiliency to transient faults," in ASPLOS, 2012, pp. 123-134.
-
(2012)
ASPLOS
, pp. 123-134
-
-
Hari, S.K.S.1
Adve, S.V.2
Naeimi, H.3
Ramachandran, P.4
-
28
-
-
34547697289
-
Application-level correctness and its impact on fault tolerance
-
Washington, DC, USA: IEEE Computer Society http://dx.doi.org/10.1109/ HPCA.2007.346196
-
X. Li and D. Yeung, "Application-level correctness and its impact on fault tolerance," in Proceedings of the 2007 IEEE 13th International Symposium on High Performance Computer Architecture, ser. HPCA '07. Washington, DC, USA: IEEE Computer Society, 2007, pp. 181-192. [Online]. Available: http://dx.doi.org/10.1109/HPCA.2007.346196
-
(2007)
Proceedings of the 2007 IEEE 13th International Symposium on High Performance Computer Architecture, Ser. HPCA '07
, pp. 181-192
-
-
Li, X.1
Yeung, D.2
-
29
-
-
36049000932
-
Using register lifetime predictions to protect register files against soft errors
-
Washington, DC, USA: IEEE Computer Society http://dx.doi.org/10.1109/DSN. 2007.99
-
P. Montesinos, W Liu, and J. Torrellas, "Using register lifetime predictions to protect register files against soft errors," in Proceedings of the 37th Annual IEEE/IFIP International Conference on Dependable Systems and Networks, ser. DSN '07. Washington, DC, USA: IEEE Computer Society, 2007, pp. 286-296. [Online]. Available: http://dx.doi.org/10.1109/DSN.2007.99
-
(2007)
Proceedings of the 37th Annual IEEE/IFIP International Conference on Dependable Systems and Networks, Ser. DSN '07
, pp. 286-296
-
-
Montesinos, P.1
Liu, W.2
Torrellas, J.3
|