Using register lifetime predictions to protect register files against soft errors

Proceedings of the International Conference on Dependable Systems and Networks

Volumn , Issue , 2007, Pages 287-296

  Montesinos, Pablo ^a   Liu, Wei ^a   Torrellas, Josep ^a  

^a University of Illinois at Urbana Champaign   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DATA ACQUISITION; DATA STORAGE EQUIPMENT; ERROR ANALYSIS; INTEGER PROGRAMMING;

ECC CIRCUITRY; PARITY GENERATION; PARSHIELD ARCHITECTURE;

SECURITY OF DATA;

EID: 36049000932     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DSN.2007.99     Document Type: Conference Paper

References (23)

1. A. Biswas et al. Computing architectural vulnerability factors for address-based structures. In International Symposium on Computer Architecture, June 2005.
2. E. Czeck and D. Siewiorek. Effects of transient gate-level faults on program behavior. In International Symposium on Fault-Tolerant Computing, June 1990.
3. J. Gaisler. Evaluation of a 32-bit microprocessor with built-in concurrent error-detection. In International Symposium on Fault-Tolerant Computing, 1997.
4. Q. Hinton et al. The microarchitecture of the Pentium 4 processor. Intel Technology Journal, 2001.
5. Hspice User's Manual. Applications and examples, 1996.
6. S. Kim and A. K. Somani. Area efficient architectures for information integrity in cache memories. In International Symposium on Computer Architecture, 1999.
7. L. A. Lozano and Q. R. Gao. Exploiting short-lived variables in superscalar processors. In International Symposium on Microarchitecture, 1995.
8. W. MacKee et al. Cosmic ray neutron induced upsets as a major contributor to the soft error rate of current and future generation DRAMs. 1996 IEEE Annual International Reliability Physics, 1996.
9. C. McNairy and R. Bhatia. Montecito: A dual-core, dual-thread Itanium processor. IEEE Micro, 2005.
10. Q. Memik et al. Increasing register file immunity to transient errors. In Design, Automation and Test in Europe, 2005.
11. S. Mukherjee et al. A systematic methodology to compute the architectural vulnerability factors for a high-performance microprocessor. In International Symposium on Microarchitecture, 2003.
12. D. Ponomarev et al. Isolating short-lived operands for energy reduction. IEEE Trans. Comput., 2004.
13. J. Ray et al. Dual use of superscalar datapath for transient-fault detection and recovery. In International Symposium on Microarchitecture, 2001.
14. J. Renau et al. SESC simulator, January 2005. http://sesc.sourceforge. net.
15. R. Sangireddy and A. K. Somani. Exploiting quiescent states in register lifetime. In ICCD, 2004.
16. P. Shivakumar et al. Modeling the effect of technology trends on the soft error rate of combinational logic. In International Conference on Dependable Systems and Networks, 2002.
17. K. Skadron et al. Temperature-aware microarchitecture. In International Symposium on Computer Architecture, 2003.
18. T. Slegel et al. IBM's S/390 G5 microprocessor design. IEEE Micro, 19, 1999.
19. D. Tarjan et al. CACTI 4.0. Tech Report HPL-2006-86, 2006.
20. N. J. Wang et al. Characterizing the effects of transient faults on a high-performance processor pipeline. In International Conference on Dependable Systems and Networks, 2004.
21. C. Weaver et al. Techniques to reduce the soft error rate of a high-performance microprocessor. In International Symposium on Computer Architecture, 2004.
22. J. Yan and W. Zhang. Compiler-guided register reliability improvement against soft errors. In International Conference on Embedded Software, 2005.
23. J. F. Ziegler et al. IBM experiments in soft fails in computer electronics (1978-1994). IBM J. Res. Dev., 1996.