Statistical fault injection

Proceedings of the International Conference on Dependable Systems and Networks

Volumn , Issue , 2008, Pages 122-127

  Ramachandran, Pradeep ^a,c   Kudva, Prabhakar ^b   Kellington, Jeffrey ^a   Schumann, John ^a   Sanda, Pia ^a  

^a IBM   (United States)

^b IBM T J WATSON RESEARCH CENTER   (United States)

^c UNIVERSITY OF ILLINOIS AT URBANA CHAMPAIGN   (United States)

Author keywords

Fault injection; SER; SFI; Soft errors

Indexed keywords

FAULT INJECTION; SER; SFI; SOFT ERRORS;

ERROR ANALYSIS; NETWORK PROTOCOLS; SENSOR NETWORKS;

STATISTICAL METHODS;

EID: 53349175698     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DSN.2008.4630080     Document Type: Conference Paper

References (18)

1. S. Mitra, N. Seifert, M. Zhang, Q. Shi and K. S. Kim, "Robust System Design with Built-in Soft Error Resilience," IEEE Transactions on Computers, vol. 38, no. 2, Feb. 2005.
2. M. Mack, W. Sauer, S. Swaney, and B. Mealey, "IBM POWER6 reliability," IBM Journal of Research and Development. Vol. 51, No. 6, 2007.
3. J. Kellington, R. McBeth, P. Sanda, and R. Kalla, "IBM POWER6 Processor Soft Error Tolerance Analysis Using Proton Irradiation," in Workshop on Silicon Effects of Logic - System Effects (SELSE), 2007.
4. C. Constantinescu, "Neutron SER Characterization of Microprocessors," in Proceedings of International Conference on Dependable Systems and Networks (DSN), 2005.
5. S. Cakici, P. Sanda, K. Wright, J. Day, S. Swaney, and, E. Cannon, "Proton Irradiation Studies Single Event Upsets in IBM POWER5 System," in Workshop on Silicon Effects of Logic - System Effects (SELSE), 2006.
6. G. Kanawati, N. Kanawati, and J. Abraham, "FERRARI: A Flexible Software-Based Fault and Error Injection System," IEEE Transactions on Computer, vol. 44, 1995.
7. T. Tsai and R. Iyer, "FTAPE: A Fault Injection Tool to Measure Fault Tolerance," presented at Computing in Aerospace, 1995.
8. N. Wang, J. Quek, T. Rafacz and S. Patel, "Characterizing the Effects of Transient Faults on a High-Performance Processor Pipeline," in Proceedings of International Conference on Dependable Systems and Networks (DSN), 2004.
9. J. M Ludden, et. al. "Functional Verification of the POWER4 microprocessor and POWER4 multiprocessor systems," in IBM Journal on Research and Development, Vol 46, No. 1 Jan, 2002.
10. M. Wazlowski et al "Verification Strategy for the Blue Oene/L chip," IBM Journal on Research and Development", Vol 49, No. 2/3, 2005
11. A. Biswas, R. Cheveresan, J. Emer, S. Mukherjee, and R. Rangan, "Computing architectural vulnerability factors for address-based structures," in Proceedings of International Sympsium on Computer Architecture (ISCA), 2005.
12. X. Li, S. Adve, P. Bose, and J. Rivers, "SoftArch: An Architecture-Level Tool for Modeling and Analyzing Soft Errors," in Proceedings of International Conference on Dependable Systems and Networks (DSN), 2005.
13. H, Nguyen, Y. Yagil, N. Seifert, and M. Reitsma, "Chip-Level Soft Error Estimation Model," IEEE Transactions on Device and Materials Reliability, Vol.5, No.3, 2005.
14. S. Mukherjee, C. Weaver, J. Emer, S. Reinhardt, and T. Austin, "A Systematic Methodology to Compute the Architectural Vulnerability Factors for a High-Performance Microprocessor," in Proceedings of International Sympsoium on Microarchitecture (MICRO), 2003.
15. P. Sanda et al., "IBM POWER6 Processor Soft Error Resilience," IBM Journal of Research and Development, to appear, 2008.
16. P. Kudva, J. Kellington, P. Sanda, R. McBeth, J. Schumann, and R. Kalla, "Fault Injection Verification of IBM POWER6 Soft Error Resilience," in Workshop on Architectural Support for Gigascale Integration (ASGI), 2007.
17. T. Tsai et al., "Stress-Based and Path-Based Fault Injection," IEEE Transactions on Computers, Vol 48, No 11, 1999.
18. K. Reick, P. Sanda, S. Swaney, J. Kellington, M. Mack, M. Floyd, and D. Henderson, "Fault-Tolerant Design of the IBM POWER6 Microprocessor," IEEE Micro, to appear, 2008.