Functional composition: A new paradigm for performing logic synthesis

Proceedings - International Symposium on Quality Electronic Design, ISQED

Volumn , Issue , 2012, Pages 236-242

  Martins, Mayler G A ^a   Ribas, Renato P ^a   Reis, Andre I ^a  

^a FEDERAL UNIVERSITY OF RIO GRANDE DO SUL   (Brazil)

Author keywords

AIG rewriting; algorithms; Boolean properties; factoring; functional composition; Functional Decomposition; logic synthesis

Indexed keywords

AIG REWRITING; BOOLEAN PROPERTIES; FACTORING; FUNCTIONAL DECOMPOSITION; LOGIC SYNTHESIS;

ALGORITHMS;

EID: 84863692837     PISSN: 19483287     EISSN: 19483295     Source Type: Conference Proceeding    
DOI: 10.1109/ISQED.2012.6187500     Document Type: Conference Paper

References (24)

1. R. L. Ashenhurst. The decomposition of switching functions. Computation Lab, Harvard University, vol. 29, pp.74-116, 1959.
2. H. A. Curtis. A New Approach to the Design of Switching Circuits. Von Nostrand, 1962.
3. S. Chatterjee, A. Mishchenko, R. Brayton, X. Wang, T. Kam. "Reducing structural bias in technology mapping," ICCAD-2005, pp. 519-526.
4. T.Stanion, C.Sechen; A Method for Finding Good Ashenhurst Decompositions and its Application to FPGA Synthesis. DAC95, pp.60-64.
5. A.Mishchenko, S.Chatterjee, and R.Brayton. DAGaware AIG rewriting a fresh look at combinational logic synthesis. DAC '06, pp.532-535.
6. A. Mishchenko, R. Brayton, S.Jang, V.Kravets, "Delay optimization using SOP balancing", IWLS 2011.
7. T.Figueiro, R.P. Ribas, A.I. Reis. Constructive AIG optimization considering input weights; ISQED 2011, pp. 1-8
8. M.G.A. Martins, V. Callegaro, R. P. Ribas, A. I. Reis. Efficient method to compute minimum decision chains of Boolean functions. GLSVLSI 2011, pp. 419-422.
9. D. Kagaris, T. Haniotakis. A methodology for transistor-efficient supergate design. IEEE TVLSI. Vol. 15, N. 4, pp. 488-492.
10. M.G.A.Martins, L.S.Rosa Jr, A.B. Rasmussen, R.P.Ribas, A.I. Reis. "Boolean factoring with multiobjective goals," ICCD 2010, pp.229-234.
11. A.I.Reis. Covering strategies for library free technology mapping. SBCCI'99, pp. 180-183.
12. V.Correia, A.Reis. "Advanced technology mapping for standard-cell generators," SBCCI 2004, pp. 254- 259.
13. J.D.Togni, F.R.Schneider, V.P.Correia, R.P.Ribas, A.I.Reis. "Automatic generation of digital cell libraries," SBCCI 2002, pp. 265-270.
14. Sentovich, E., Singh, K., Lavagno, L., Moon, C., Murgai, R., Saldanha, A., Savoj, H., Stephan, P., Brayton, R., and Sangiovanni-Vincentelli, A. SIS: A system for sequential circuit synthesis. Tech. Rep. UCB/ERL M92/41. UC Berkeley, Berkeley. 1992.
15. Berkeley Logic Synthesis and Verification Group. ABC: A System for Sequential Synthesis and Verification. December 2005 Release. http://wwwcad.eecs.berkeley.edu/~alanmi/abc
16. M.C.Golumbic, A.Mintz. Factoring logic functions using graph partitioning. ICCAD '99, pp. 195-199.
17. Mintz, A. and Golumbic, M. C. Factoring boolean functions using graph partitioning. Discrete Appl. Math. 149, 1-3 (Aug. 2005), 131-153.
18. S. Yang, Logic Synthesis and Optimization Benchmarks User Guide Version 3.0, Technical Report 1991-IWLS-UG-Saeyang, MCNC Research Triangle Park, NC, January 1991.
19. A. Mishchenko, S. Chatterjee, R. Jiang, R. Brayton, "FRAIGs: A Unifying Representation for Logic Synthesis and Verification", ERL Technical Report, EECS Dept., UC Berkeley, March 2005.
20. V.P.Correia, A.I.Reis. "Classifying n-Input Boolean Functions". IBERCHIP 2001, pp. 58-66.
21. F.A.M.Volf, L.Jozwiak, L.;, "Decompositional logic synthesis approach for look up table FPGAs, " IEEE International ASIC Conference and Exhibit, 1995, pp.358-361, 18-22 Sep 1995
22. Joswiak, L., Chojnacki, A., Slusarczyk, A. High-Quality Circuit Synthesis for Modern Technologies. ISQED 2008, pp 168-173
23. L.Jozwiak, S.Bieganski. "Technology Library Modelling for Information-driven Circuit Synthesis,"EUROMICRO 2008, pp.480-489.
24. Jan Hlavicka, Petr Fiser, "BOOM - a Heuristic Boolean Minimizer". ICCAD 2001, pp. 439-442.