Covering strategies for library free technology mapping

Proceedings - 12th Symposium on Integrated Circuits and Systems Design, SBCCI 1999

Volumn , Issue , 1999, Pages 180-183

  Reis, André Inácio ^a  

^a FEDERAL UNIVERSITY OF RIO GRANDE DO SUL   (Brazil)

Author keywords

[No Author keywords available]

Indexed keywords

INTEGRATED CIRCUITS; MAPPING; SYSTEMS ANALYSIS;

COMPLEX GATES; DYNAMIC APPROACHES; LIBRARY-FREE TECHNOLOGY MAPPING; MULTIINPUT; TECHNOLOGY MAPPING; VIRTUAL LIBRARIES;

DIGITAL LIBRARIES;

EID: 84863664448     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/SBCCI.1999.803115     Document Type: Conference Paper

References (12)

1. P.Abouzeid, R.Leveugle, G.Saucier, R.Jamier. "Logic synthesis for automatic layout". Proc. of EUROASIC, pp. 146-151, 1992.
2. M.Berkelaar, J.Jess. "Technology mapping for standard-cell generators". ICCAD, Santa Clara, 1988, pp. 470-473.
3. T.H.Cormen, C.E.Leiserson, R.L.Rivest. Introduction to Algorithms. MIT Press/McGraw Hill.
4. DETJENS, E. et al. Technology Mapping in MIS In: IEEE ICCAD, 1987. Proceedings. Los Alamitos, California: IEEE Computer Society Press, 1987. p.116-119.
5. U.Hinsberger, R.Kolla. Boolean Matching for Large Libraries. In: 35th ACM/IEEE Design Automation Conference. 1998.
6. A.Jain, R.Bryant. "Inverter Minimization in multi-level logic networks". In: IEEE ICCAD, 1993. Proceedings. Los Alamitos, California: IEEE Computer Society Press, 1993. p.462-465.
7. Keutzer, K. DAGON: Technology Binding and Local Optimization by DAG matching In: ACM/IEEE DAC, 24., 1987. Proceedings. Los Alamitos, California: IEEE Computer Society Press, 1987. p.649-652.
8. E. Lehman, Y. Watanabe, J. Gordstein., H Harkness, "Logic decomposition during technology mapping", In Proc. of ICCAD95, pp.264-271, Nov. 1995.
9. F.Mailhot, G.DeMicheli. "Algorithms for technology mapping based on binary decision diagrams and on Boolean operations", IEEE Transactions on CAD for IC and Systems, vol. 12 n° 5, pp. 599-620, May 1993.
10. G.DeMicheli. "Synthesis and optimization of digital circuits". McGraw-Hill series in electrical and computer engineering. 1994. 579p.
11. A.Reis, R.Reis, D.Auvergne, M.Robert. "Library free technology mapping". VLSI97-IX IFIP International Conference on Very Large Scale Integration, August 26-29 1997, Gramado, RS, Brazil.
12. E.M.Sentovich, K.J.Singh, L.Lavagno et al. "SIS : A system for sequential circuit synthesis". Technical report UCB/ERL M92/41, University of California at Berkeley, 1992.