Constructive AIG optimization considering input weights

Proceedings of the 12th International Symposium on Quality Electronic Design, ISQED 2011

Volumn , Issue , 2011, Pages 769-776

  Figueiró, Thiago ^a   Ribas, Renato Perez ^a   Reis, André Inácio ^a  

^a FEDERAL UNIVERSITY OF RIO GRANDE DO SUL   (Brazil)

Author keywords

And Inverter Graph; Design Automation; Functional Composition; Logic Synthesis

Indexed keywords

AND-INVERTER GRAPH; BOTTOM UP APPROACH; DESIGN AUTOMATION; FUNCTIONAL COMPOSITION; INPUT NODE; INPUT WEIGHTS; LARGE CIRCUITS; LOGIC SYNTHESIS; SIGNAL DELAYS; SYNTHESIS ALGORITHMS; TECHNOLOGY INDEPENDENT;

COMBINATORIAL CIRCUITS; COMPUTER AIDED DESIGN; DATA STRUCTURES; DELAY CIRCUITS; OPTIMIZATION;

GRAPH THEORY;

EID: 79959248098     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISQED.2011.5770816     Document Type: Conference Paper

References (16)

1. G.D. Hachtel and F. Somenzi, Logic Synthesis and Verification Algorithms, Kluver Academic Publishers (1996).
2. E. Sentovich, K. Singh, L.Lavagno, C. Moon, R. Murgai, A. Saldanha, H. Savoj, P. Stephan, R. Brayton and A. Sangiovanni-Vincentelli, SIS: A system for sequential circuit synthesis. Tech. Rep. UCB/ERL M92/41. UC Berkeley, Berkely, 1992.
3. Berkeley Logic Synthesis and Verification Group. ABC: A System for Sequential Synthesis and Verification. http://wwwcad. eec s.berkeley.edu/ ~alanmi/abc
4. Mishchenko, A., Chatterjee, S., and Brayton, R. DAGaware AIG rewriting a fresh look at combinational logic synthesis. DAC '06, 532-535.
5. Mishchenko, A. and Sasao, T. 2003. Large-scale SOP minimization using decomposition and functional properties. DAC '03, 149-154.
6. M.C. Golumbic and A. Mintz, Factoring Logic Functions Using Graph Partitioning, ICCAD '99. IEE Press, Piscataway, NJ, 195-199.
7. IWLS2003. No more counting of Literals. Presentation of discussion Group 3 at IWLS 2003. Available at: www.sigda.org/iwls/iwls2003/no-more
8. A. Mishchenko, S. Chatterjee, R. Jiang, R. Brayton, "FRAIGs: A Unifying Representation for Logic Synthesis and Verification ", ERL Technical Report, EECS Dept., UC Berkeley, March 2005.
9. T. Figueiro, R. P. Ribas, A. I. Reis, Constructive AIG Optimization through Functional Composition, 1st ERDIAP Workshop: Exploiting Regularity in the De sign of IPs, Architectures and Platforms. Como, Italy-February 23, 2011.
10. Cong, J., Wu, C., and Ding, Y. 1999. Cut ranking and pruning: enabling a general and efficient FPGA mapping solution. FPGA '99, NY, 29-35.
11. J. Cong and Y. Ding, FlowMap: An optimal technology mapping algorithm for delay optimization in lookup-table based FPGA designs IEEE Trans. CAD, Vol.13, No. 1 (January 1994), pp. 1-12.
12. Chatterjee, S., Mishchenko, A., and Brayton, R. Factor cuts. ICCAD '06, 143-150.
13. Osvaldo Martinello Jr, Felipe S. Marques, Renato P. Ribas, André I. Reis. KL-Cuts: A New Approach for Logic Synthesis Targeting Multiple Output Blocks. DATE 2010, pp. 777-782.
14. Lech Jozwiak," Artur Chojnacki, Aleksander Slusarczyk, "High-Quality Circuit Synthesis for Modern Technologies " ISQED 2008, pp.168-173.
15. M.G.A.Martins, A.B.Rasmussen, L.S.Rosa Jr., R.P. Ribas and A.I.Reis., Boolean Factoring with Multi-Objective Goals. ICCD2010, pp. 229-234.
16. Lee, H.-. 1978. An Algorithm for Minimal TANT Network Generation. IEEE Trans. Comput. 27, 12 (Dec. 1978), 1202-1206. (Pubitemid 9404561)