Advanced technology mapping for standard-cell generators

Proceedings - 17th Symposium on Integrated Cicuits and Systems Design, SBCCI2004

Volumn , Issue , 2004, Pages 254-259

  Correia, Vinícius ^a   Reis, André ^a  

^a FEDERAL UNIVERSITY OF RIO GRANDE DO SUL   (Brazil)

Author keywords

Cell library; Complex gates; Library free; Logic synthesis; Technology mapping

Indexed keywords

ALGORITHMS; DATA STRUCTURES; DECISION MAKING; LOGIC DESIGN; OPTIMIZATION; TRANSISTORS; TREES (MATHEMATICS);

CELL LIBRARY; COMPLEX GATES; LIBRARY-FREE; LOGIC SYNTHESIS; TECHNOLOGY MAPPING;

LOGIC CIRCUITS;

EID: 14244252129     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1016568.1016636     Document Type: Conference Paper

References (11)

1. P. Abouzeid, R. Leveugle, G. Saucier, and R. Jamier, "Logic synthesis for automatic layout," in Proceedings of the Euro ASIC'92, pp. 146-151, 1992.
2. M. Berkelaar, J. Jess. "Technology mapping for standard-cell generators". IEEE ICCAD '88, Santa Clara, pp. 470-473, 1988.
3. E. Detjens, G. Gannot, R. Rudell, A. Sangiovanni-Vincentelli, and A. Wang, "Technology mapping in MIS," IEEE ICCAD '87, pp. 116-119, 1987.
4. ELIS Tool Home Page: http://www.inf.ufrgs.br/lagarto
5. K. Keutzer, "DAGON: technology binding and local optimization by DAG matching", 24th ACM/IEEE conference proceedings on Design automation conference, June 28-July 01, Miami Beach, Florida, United States, pp. 341-347, 1987.
6. Y. Kukimoto, R. K. Brayton, P. Sawkar, "Delay-optimal technology mapping by DAG covering", Proceedings of the 35th annual conference on Design automation conference, San Francisco, California, United States, pp. 348-351, June 1998.
7. E. Lehman, Y. Watanabe, J. Grodstein, H. Harkness, "Logic Decomposition During Technology Mapping". IEEE ICCAD '95, pp. 264-271, November 1995.
8. F. Mailhot, G. DeMicheli - "Algorithms for technology mapping based on bynary decision diagrams and on Boolean operations", IEEE Transactions on CAD for IC and Systems, vol. 12 n° 5, pp. 599-620, 1993.
9. SIS: A System for Sequential Circuits Synthesis (Logic Synthesis Tool). University of California, Berkeley, 1992.
10. L. Stok, M. A. Iyer, A. J. Sullivan, "Wavefront technology mapping", Proceedings of the conference on Design, automation and test in Europe, Munich, Germany, pp. 108-es, January 1999.
11. M. Zhao, S. S. Sapatnekar, "A new structural pattern matching algorithm for technology mapping". Proceedings of the 38th Conference on Design Automation, Publisher ACM Press, New York, NY, United States, pp. 371-376, June 2001.