High radix self-arbitrating switch fabric with multiple arbitration schemes and quality of service

Proceedings - Design Automation Conference

Volumn , Issue , 2012, Pages 406-411

  Satpathy, Sudhir ^a   Das, Reetuparna ^a   Dreslinski, Ronald ^a   Mudge, Trevor ^a   Sylvester, Dennis ^a   Blaauw, David ^a  

^a UNIVERSITY OF MICHIGAN   (United States)

Author keywords

arbitration; quality of service; radix; switch fabric

Indexed keywords

4-LEVEL; ARBITRATION; BIT LINES; CIRCUIT TECHNIQUES; CLOCK GATING; FINE GRAINS; HIGH RADIX; INPUT AND OUTPUTS; RADIX; SCALABLE ARCHITECTURES; SOI CMOS; SWITCH FABRIC; SWITCHING LOGIC;

COMPUTER AIDED DESIGN; QUALITY OF SERVICE;

SWITCHING NETWORKS;

EID: 84863541921     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/2228360.2228432     Document Type: Conference Paper

References (14)

1. D.Truong et al., "A 167-processor 65nm Computational Platform with per-Processor Dynamic Supply Voltage and Dynamic Clock Frequency Scaling," International symposium of VLSI Circuits, pp. 22-23, 2008.
2. S. Vangal et al., "An 80-Tile 1.28TFLOPS Network-on-Chip in 65nm CMOS," International Solid State Circuits Conference, pp. 98-99, 2007.
3. S.Tremblay et al., "A Third-Generation 65nm 16-Core 32-thread Plus32-Scout-Thread CMY SPARC Processor," International Solid State Circuits Conference, pp. 82-83, 2008.
4. S. Vangal et al., "A 5.1 GHz 0.34mm2 Router for Network-on-Chip Applications," International Symposium on VLSI Circuits, pp. 42-43, 2007.
5. M.Anders et al., "A 4.1Tb/s Bisection-Bandwidth 560Fb/s/W Streaming Circuit-Switched 8x8 Mesh Network-on-Chip in 45nm CMOS," International Solid State Circuits Conference, pp. 110-111, 2010.
6. K.Kim et al., "A 211 GOPS/W Dual-Mode Real-time Object Recognition Processor with Network-on-Chip," European Solid State Circuits Conference, pp. 462-465, 2008.
7. J.Kim et al., "A 118.4 GB/s multi-casting Network-on-Chip with hierarchical star-ring combines topology for real-time object recognition," Journal of Solid State Circuits, vol.45 pp. 1309-1409, 2010.
8. E. Karl et al., "ElastIC: An Adaptive Self-Healing Architecture for Unpredictable Silicon," IEEE Design and Test of Computers, Vol. 23, No. 6, pp. 484-490, 2006.
9. D. Flynni et al., "AMBA: enabling reusable on-chip designs," IEEE Micro, pp. 20-27, 1997.
10. P. Kongetira et al., "Niagara: A 32-way multithreaded Sparc processor," IEEE Micro, pp. 21-29, 2005.
11. P. Salihundam et al. ,"A 2Tb/s 6x4 Mesh Network with DVFS and 2.3Tb/s/W router in 45nm CMOS," International Symposium on VLSI Circuits, pp. 79-80, 2010.
12. S. Satpathy et al., "A 1.07 Tbit/s 128x128 Swizzle Network for SIMD Processors," International Symposium on VLSI Circuits, pp. 81-82, 2010.
13. M. Lee et al., "Probabilistic distance-based arbitration: Providing equality of service for many-core CMPs," IEEE MICRO, 2010.
14. S. Satpathy et al., "SWIFT: A 2.1Tb/s 32x32 self-arbitrating many-core interconnect fabric," International Symposium on VLSI Circuits, pp. 81-82, 2010.