![]() |
Volumn , Issue , 2008, Pages 462-465
|
A 211 GOPS/W dual-mode real-time object recognition processor with network-on-chip
|
Author keywords
[No Author keywords available]
|
Indexed keywords
ELECTRIC NETWORK TOPOLOGY;
ELECTRIC POWER UTILIZATION;
ENERGY MANAGEMENT;
VERY LONG INSTRUCTION WORD ARCHITECTURE;
CHIP INTEGRATES;
CMOS PROCESSES;
DUAL MODES;
LOW POWERS;
NETWORK ON CHIPS;
PEAK PERFORMANCES;
POWER CONSUMPTIONS;
POWER MANAGEMENT SCHEMES;
PROCESSING ELEMENTS;
OBJECT RECOGNITION;
|
EID: 58049103652
PISSN: None
EISSN: None
Source Type: Conference Proceeding
DOI: 10.1109/ESSCIRC.2008.4681892 Document Type: Conference Paper |
Times cited : (1)
|
References (7)
|