Structure-aware placement for datapath-intensive circuit designs

Proceedings - Design Automation Conference

Volumn , Issue , 2012, Pages 762-767

  Chou, Sheng ^a   Hsu, Meng Kai ^a   Chang, Yao Wen ^a  

^a NATIONAL TAIWAN UNIVERSITY   (Taiwan)

Author keywords

datapath; physical design; placement

Indexed keywords

CELL PLACEMENT; CIRCUIT DESIGNS; DATA PATHS; DATAPATH CIRCUITS; DENSITY MODELS; HIGH QUALITY; HIGH-PERFORMANCE CIRCUITS; NON-LINEAR OPTIMIZATION; PHYSICAL DESIGN; PLACEMENT; PLACEMENT ALGORITHM; REGULAR STRUCTURE; WIRELENGTH MINIMIZATION;

ALGORITHMS; COMPUTER AIDED DESIGN; INTEGRATED CIRCUIT MANUFACTURE; OPTIMIZATION;

STRUCTURE (COMPOSITION);

EID: 84863537357     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/2228360.2228498     Document Type: Conference Paper

References (29)

1. coalesCgrip: A Tool for Routing Congestion Analysis. http://homepages. cae.wisc.edu/~adavoodi/gr/cgrip.htm.
2. ISPD 2006 Placement Contest. http://www.sigda.org/ispd2006/contest.html.
3. Structured Placement Benchmark Suite. http://www.cerc.utexas.edu/utda/ download/DP/.
4. S. R. Arikati and R. Varadarajan. A signature based approach to regularity extraction. In Proc. of ICCAD, pages 542-545, 1997.
5. H. Cai, S. Note, and H. D. Man. A data path layout assembler for high performance dsp circuits. In Proc. of DAC, pages 306-311, 1990.
6. T. Chan, A. Chowdhary, B. Krishna, A. Levin, G. Meeker, and N. Sehgal. Challenges of cad development for datapath design. In Intel Technology Journal, Q1, 1999.
7. T. Chan, J. Cong, J. Shinnerl, K. Sze, and M. Xie. mPL6: Enhanced multilevel mixed-size placement. In Proc. of DAC, pages 212-214, 2006.
8. T.-C. Chen, Z.-W. Jiang, T.-C. Hsu, H.-C. Chen, and Y.-W. Chang. NTUplace3: An analytical placer for large-scale mixed-size designs with preplaced blocks and density constraints. IEEE Trans. on CAD, 27(7):1228-1240, 2008.
9. M. R. Corazao, M. A. Khalaf, L. M. Guerra, M. Potkonjak, and J. M. Rabaey. Performance optimization using template mapping for datapath-intensive high-level synthesis. IEEE Trans. on CAD, 5(8):877-888, 1996. (Pubitemid 126780378)
10. D. Hill. US patent 6,370,673: Method and system for high speed detailed placement of cells within an integrated circuit design. 2002.
11. M. Hirsch and D. Siewiorek. Automatically extracting structure from a logical design. In Proc. of ICCAD, pages 456-459, 1988.
12. M.-K. Hsu, Y.-W. Chang, and V. Balabanov. TSV-aware analytical placement for 3D IC designs. In Proc. of DAC, pages 664-669, 2011.
13. M.-K. Hsu, S. Chou, T.-H. Lin, and Y.-W. Chang. Routability-driven analytical placement for mixed-size circuit designs. In Proc. of ICCAD, pages 80-84, 2011.
14. A. B. Kahng and Q. Wang. Implementation and extensibility of an analytic placer. IEEE Trans. on CAD, 24(5):734-747, 2005. (Pubitemid 40671909)
15. J. Kim and S. M. Kang. A timing-driven data path layout synthesis with integer programming. In Proc. of ICCAD, pages 716-719, 1995.
16. T. Kutzschebauch and L. Stok. Regularity driven logic synthesis. In Proc. of ICCAD, pages 439-446, 2000.
17. W. K. Luk and A. A. Dean. Multi-stack optimization for datapath chip (microprocessor) layout. In Proc. of DAC, pages 110-115, 1989.
18. M. Munch, N. When, and M. Glesner. Optimum simultaneous placement and binding for bit-slice architectures. In Proc. of ASPDAC, pages 735-740, 1995.
19. H. Nakao, O. Kitada, M. Hayashikoshi, K. Okazaki, and Y. Tsujihashi. A high density datapath layout generation method under path delay constraints. In Proc. of CICC, pages 9.5.1-9.5.5, 1993.
20. G.-J. Nam. ISPD 2006 placement contest: Benchmark suite and results. In Proc. of ISPD, pages 167-167, 2006.
21. W. C. Naylor, R. Donelly, and L. Sha. US patent 6,301,693: Non-linear optimization system and method for wire length and delay optimization for an automatic electric circuit placer. 2001.
22. R. X. Nijssen and J. A. Jess. Two-dimensional datapath regularity extraction. In Proc. of IFIP, pages 110-117, 1996.
23. G. Odawara, T. Hiraide, and O. Nishina. Partitioning and placement technique for CMOS gate arrays. IEEE Trans. on CAD, 6(3):355-363, 1987. (Pubitemid 17614977)
24. J. Roy, D. Papa, A. Ng, and I. Markov. Satisfying whitespace requirements in top-down placement. In Proc. of ISPD, pages 206-208, 2006.
25. P. Spindler, U. Schlichtmann, and F. M. Johannes. Abacus: Fast legalization of standard cell circuits with minimal movement. In Proc. of ISPD, pages 47-53, 2008.
26. N. Viswanathan, M. Pan, and C. Chu. Fastplace 3.0: A fast multilevel quadratic placement algorithm with placement congestion control. In Proc. of ASPDAC, pages 135-140, 2007.
27. S. Ward, D. A. Papa, Z. Li, C. Sze, C. Alpert, and E. Swartzlander. Quantifying academic placer performance on custom designs. In Proc. of ISPD, pages 91-98, 2011.
28. T. T. Ye and G. D. Micheli. Data path placement with regularity. In Proc. of ICCAD, pages 264-271, 2000.
29. J.-S. Yim and C.-M. Kyung. Datapath layout optimization using genetic algorithm and simulated annealing. In Proc. of CDT, pages 135-141, 1998.