메뉴 건너뛰기




Volumn 145, Issue 2, 1998, Pages 135-141

Datapath layout optimisation using genetic algorithm and simulated annealing

Author keywords

Datapath optimisation; Genetic algorithm; Interconnection delay; Simulated annealing; Track density

Indexed keywords

GENETIC ALGORITHMS; INTERCONNECTION NETWORKS; SIMULATED ANNEALING;

EID: 0032023526     PISSN: 13502387     EISSN: None     Source Type: Journal    
DOI: 10.1049/ip-cdt:19981910     Document Type: Article
Times cited : (14)

References (23)
  • 3
    • 0030686659 scopus 로고    scopus 로고
    • HK386, an x86-compatible 32 bit CISC micro-processor
    • KYUNG, CM.: 'HK386, an x86-compatible 32 bit CISC micro-processor'. Proceedings of ASP-DAC '97, 1997, pp. 661-662
    • (1997) Proceedings of ASP-DAC '97 , pp. 661-662
    • Kyung, C.M.1
  • 5
    • 0025531766 scopus 로고
    • A data path layout assembler for high performance DSP circuits
    • CAI, H., NOTE, S., SIX, P., and DE MAN, H.: 'A data path layout assembler for high performance DSP circuits'. Proceedings of the 27th DAC, 1990, pp. 306-311
    • (1990) Proceedings of the 27th DAC , pp. 306-311
    • Cai, H.1    Note, S.2    Six, P.3    De Man, H.4
  • 6
    • 0024889855 scopus 로고
    • Multi-stack optimization for data-path chip (microprocessor) layout
    • LUK, W.K., and DEAN, A.A.: 'Multi-stack optimization for data-path chip (microprocessor) layout'. Proceedings of the 26th DAC, 1989, pp. 110-115
    • (1989) Proceedings of the 26th DAC , pp. 110-115
    • Luk, W.K.1    Dean, A.A.2
  • 7
    • 0029541951 scopus 로고
    • A timing-driven data path layout synthesis with integer programming
    • KIM, J., and KANG, S.M.: 'A timing-driven data path layout synthesis with integer programming'. Proceedings of ICCAD, 1995, pp. 716-719
    • (1995) Proceedings of ICCAD , pp. 716-719
    • Kim, J.1    Kang, S.M.2
  • 8
    • 0020633645 scopus 로고
    • Linear ordering and application to placement
    • KANG, S.: 'Linear ordering and application to placement'. Proceedings of the 20th DAC, 1983, pp. 457-464
    • (1983) Proceedings of the 20th DAC , pp. 457-464
    • Kang, S.1
  • 9
    • 0024663030 scopus 로고
    • A heuristic approach for ordering the columns in one-dimensional logic arrays
    • HONG, Y.S., PARK, K.H., and KIM, M.: 'A heuristic approach for ordering the columns in one-dimensional logic arrays', IEEE Trans., 1989, CAD-8, (5), pp. 547-562
    • (1989) IEEE Trans. , vol.CAD-8 , Issue.5 , pp. 547-562
    • Hong, Y.S.1    Park, K.H.2    Kim, M.3
  • 11
    • 84990479742 scopus 로고
    • An efficient heuristic procedure for partitioning graphs
    • KERNIGHAN, B.W., and LIN, S.: 'An efficient heuristic procedure for partitioning graphs', Bell Syst. Tech. J., 1970, 49, (2), pp. 291-307
    • (1970) Bell Syst. Tech. J. , vol.49 , Issue.2 , pp. 291-307
    • Kernighan, B.W.1    Lin, S.2
  • 12
    • 0027060004 scopus 로고
    • A new linear placement algorithm for cell generation
    • AUER, E., SCHIELE, S., and SIGL, G.: 'A new linear placement algorithm for cell generation'. Proceedings ICCAD, 1991, pp. 486-489
    • (1991) Proceedings ICCAD , pp. 486-489
    • Auer, E.1    Schiele, S.2    Sigl, G.3
  • 13
    • 0028554371 scopus 로고
    • Partitioning very large circuits using analytical placement techniques
    • RIESS, B.M., DOLL, K., and JOHANNES, F.M.: 'Partitioning very large circuits using analytical placement techniques'. Proceedings of the 31th DAC, 1994, pp. 646-651
    • (1994) Proceedings of the 31th DAC , pp. 646-651
    • Riess, B.M.1    Doll, K.2    Johannes, F.M.3
  • 14
    • 0023596467 scopus 로고
    • An improved simulated annealing algorithm for row-based placement
    • SECHEN, C.: 'An improved simulated annealing algorithm for row-based placement'. Proceedings of ICCAD, 1987, pp. 478-481
    • (1987) Proceedings of ICCAD , pp. 478-481
    • Sechen, C.1
  • 16
    • 0029272215 scopus 로고
    • Genetic algorithms for mapping tasks onto a reconfigurable parallel processor
    • RAVIKUMAR, C.P., and GUPTA, A.K.: 'Genetic algorithms for mapping tasks onto a reconfigurable parallel processor', IEE Proc., Comput. Digit. Tech., 1995, 142, (2), pp. 81-86
    • (1995) IEE Proc., Comput. Digit. Tech. , vol.142 , Issue.2 , pp. 81-86
    • Ravikumar, C.P.1    Gupta, A.K.2
  • 17
    • 0025430950 scopus 로고
    • A genetic approach to standard cell placement using meta-genetic parameter optimization
    • SHAHOOKAR, K., and MAZUMDER, P.: 'A genetic approach to standard cell placement using meta-genetic parameter optimization', IEEE Trans., 1990, CAD-9, (5), pp. 500-511
    • (1990) IEEE Trans. , vol.CAD-9 , Issue.5 , pp. 500-511
    • Shahookar, K.1    Mazumder, P.2
  • 18
    • 0000579414 scopus 로고
    • Genetic placement
    • COHOON, J.P., and PARIS, W.D.: 'Genetic placement', IEEE Trans., 1987, CAD-6, (6), pp. 956-964
    • (1987) IEEE Trans. , vol.CAD-6 , Issue.6 , pp. 956-964
    • Cohoon, J.P.1    Paris, W.D.2
  • 19
    • 0027961565 scopus 로고
    • SAGA: A unification of the genetic algorithm with simulated annealing and its application to macro-cell placement
    • ESBENSEN, H., and MAZUMDER, P.: 'SAGA: a unification of the genetic algorithm with simulated annealing and its application to macro-cell placement'. Proceedings of the 7th international conference on VLSI design, 1994
    • (1994) Proceedings of the 7th International Conference on VLSI Design
    • Esbensen, H.1    Mazumder, P.2


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.