Bus access design for combined worst and average case execution time optimization of predictable real-time applications on multiprocessor systems-on-chip

Real-Time Technology and Applications - Proceedings

Volumn , Issue , 2011, Pages 291-301

  Rosén, Jakob ^a   Neikter, Carl Fredrik ^a   Eles, Petru ^a   Peng, Zebo ^a   Burgio, Paolo ^b   Benini, Luca ^b  

^a LINKÖPING UNIVERSITY   (Sweden)

^b UNIVERSITY OF BOLOGNA   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

AVERAGE CASE; EXECUTION TIME; MULTIPROCESSOR SYSTEMS ON CHIPS; OPTIMIZATION TECHNIQUES; REAL-TIME APPLICATION; WORST CASE; WORST-CASE EXECUTION TIME;

EMBEDDED SYSTEMS; FAULT TOLERANCE; MULTIPROCESSING SYSTEMS; OPTIMIZATION;

REAL TIME SYSTEMS;

EID: 79957597853     PISSN: 10801812     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/RTAS.2011.35     Document Type: Conference Paper

References (17)

1. K. Goossens, J. Dielissen, and A. Radulescu, "AEthereal Network on Chip: Concepts, Architectures, and Implementations," IEEE Design & Test of Computers, vol. 2/3, pp. 115-127, 2005.
2. W. Wolf, Computers as Components: Principles of Embedded Computing System Design. Morgan Kaufman, 2008.
3. P. Puschner and A. Burns, "A Review of Worst-Case Execution-Time Analysis," Real-Time Systems, vol. 2/3, pp. 115-127, 2000.
4. L. Thiele and R. Wilhelm, "Design for Timing Predictability," Real-Time Systems, vol. 28, no. 2/3, pp. 157-177, 2004.
5. S. Schliecker, J. Rox, M. Ivers, and R. Ernst, "Providing Accurate Event Models for the Analysis of Heterogeneous Multiprocessor Systems," in CODES+ISSS, 2008.
6. J. Rosén, A. Andrei, P. Eles, and Z. Peng, "Bus access optimization for predictable implementation of real-time applications on multiprocessor systems-on-chip," in Proceedings of the 28th IEEE Real-Time Systems Symposium (RTSS), 2007, pp. 49-60.
7. H. Falk, "WCET-aware Register Allocation based on Graph Coloring," in DAC, 2009.
8. I. A. Khatib, D. Bertozzi, F. Poletti, L. Benini, et al., "A multiprocessor systems-on-chip for real-time biomedical monitoring and analysis: Architectural design space exploration," in DAC, 2006, pp. 125-131.
9. P. Pop, P. Eles, Z. Peng, and T. Pop, "Analysis and Optimization of Distributed Real-Time Embedded Systems," ACM Transactions on Design Automation of Electronic Systems, vol. Vol. 11, pp. 593-625, 2006.
10. A. Davare, Q. Zhu, M. D. Natale, C. Pinello, S. Kanajan, and A. L. Sangiovanni-Vincentelli, "Period Optimization for Hard Real-time Distributed Automotive Systems," in DAC, 2007, pp. 278-283.
11. E. Salminen, V. Lahtinen, K. Kuusilinna, and T. Hamalainen, "Overview of bus-based system-on-chip interconnections," in ISCAS, 2002, pp. 372-375.
12. S. Pasricha, N. Dutt, and M. Ben-Romdhane, "Fast exploration of bus-based on-chip communication architectures," in Proceedings of the International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), 2004, pp. 242-247.
13. A. Schranzhofer, J. Chen, and L. Thiele, "Timing Analysis for TDMA Arbitration in Resource Sharing Systems," in 16th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS), 2010.
14. E. C. Jr and R. Graham, "Optimal Scheduling for two processor systems," Acta Informatica, vol. 1, pp. 200-213, 1972.
15. R. Wilhelm, J. Engblom, A. Ermedahl, N. Holsti, S. Thesing, D. Whalley, G. Bernat, C. Ferdinand, R. Heckmann, T. Mitra, F. Mueller, I. Puaut, P. Puschner, J. Staschulat, , and P. Stenström, "The Worst-case Execution Time Problem - Overview of Methods and Survey of Tools," ACM Transactions on Embedded Computing Systems (TECS), 2008.
16. C.-F. Neikter, "Cache prediction and execution time analysis on real-time mpsoc," 2008, Master Thesis, LIU-IDA/LITHEX-A-08/046-SE.
17. MPARM homepage, "http://www-micrel.deis.unibo.it/sitonew/research/ mparm.html".