Predictable implementation of real-time applications on multiprocessor systems-on-chip

Proceedings of the IEEE International Frequency Control Symposium and Exposition

Volumn , Issue , 2008, Pages 103-110

  Andrei, Alexandru ^a   Eles, Petru ^a   Peng, Zebo ^a   Rosen, Jakob ^a  

^a LINKÖPING UNIVERSITY   (Sweden)

Author keywords

[No Author keywords available]

Indexed keywords

ARSENIC; ARSENIC COMPOUNDS; BREEDER REACTORS; BUSES; DATA TRANSFER; EMBEDDED SYSTEMS; FAULT TOLERANCE; MULTIPROCESSING SYSTEMS; QUALITY ASSURANCE; RELIABILITY; SCHEDULING;

CACHE MISSES; COMMUNICATION BEHAVIORS; DATA DEPENDENCIES; INTERNATIONAL CONFERENCES; MULTI PROCESSOR SOC; MULTI PROCESSOR SYSTEMS; MULTIPROCESSOR SYSTEMS-ON-CHIP (MPSOC); REAL-TIME APPLICATIONS; SINGLE PROCESSORS; SYSTEM SCHEDULING; VLSI DESIGNS; WORST-CASE EXECUTION TIME (WCET) ANALYSIS;

REAL TIME SYSTEMS;

EID: 47649131240     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/VLSI.2008.33     Document Type: Conference Paper

References (24)

1. A. Andrei. Energy Efficient and Predictable Design of Real-Time Embedded Systems. PhD thesis, Linkoping University, Sweden, 2007.
2. D. Bertozzi, A. Guerri, M. Milano, F. Poletti, and M. Ruggiero. Communication-aware allocation and scheduling framework for stream-oriented multi-processor systems-on-chip. In DATE, pages 3-8, 2006.
3. Jutta Degener and Carsten Bormann. GSM 06.10 lossy speech compression. Source code available at http://kbs.cs.tuberlin.de/~jutta/toast.html.
4. J. Engblom, A. Ermedahl, M. Sjodin, J. Gustafsson, and H. Hansson. Worst-case execution-time analysis for embedded real-time systems. International Journal on Software Tools for Technology Transfer, 4(4):437-455, 2003.
5. K. Goossens, J. Dielissen, and A. Radulescu. AEthereal Network on Chip: Concepts, Architectures, and Implementations. IEEE Design & Test of Computers, 2/3:115-127, 2005.
6. Johan Hagman. mpeg3play-0.9.6. Source code available at http://home.swipnet.se/~w-10694/tars/mpeg3play-0.9.6-x86.tar.gz.
7. R. Heckmann, M. Langenbach, S. Thesing, and R. Wilhelm. The influence of processor architecture on the design and the results of WCET tools. Proceedings of the IEEE, 91(7):1038-1054, 2003.
8. E.G. Coffman Jr and R.L. Graham. Optimal Scheduling for two processor systems. Acta Inform., 1:200-213, 1972.
9. I. A. Khatib, D. Bertozzi, F. Poletti, L. Benini, and et.all. A multiprocessor systems-on-chip for real-time biomedical monitoring and analysis: Architectural design space exploration. In DAC, pages 125-131, 2006.
10. H. Kopetz. Real-Time Systems-Design Principles for Distributed Embedded Applications. Kluwer Academic Publishers, 1997.
11. Y.T.S. Li, S. Malik, and A. Wolfe. Cache modeling for real-time software: Beyond direct mapped instruction caches. In IEEE Real-Time Systems Symposium, pages 254-263, 1996.
12. T. Lundqvist and P. Stenstrom. An Integrated Path and Timing Analysis Method based on Cycle-Level Symbolic Execution. Real-Time Systems, 17(2/3):183-207, 1999.
13. S. Pasricha, N. Dutt, and M. Ben-Romdhane. Fast exploration of busbased on-chip communication architectures. In CODES+ISSS, pages 242-247, 2004.
14. P. Pop, P. Eles, Z. Peng, and T. Pop. Analysis and Optimization of Distributed Real-Time Embedded Systems. ACM Transactions on Design Automation of Electronic Systems, Vol. 11:593-625, 2006.
15. P. Puschner and A. Burns. A Review of Worst-Case Execution-Time Analysis. Real-Time Systems, 2/3:115-127, 2000.
16. H. Ramaprasad and F. Mueller. Bounding Preemption Delay within Data Cache Reference Patterns for Real-Time Tasks. In Real-Time and Embedded Technology and Applications Symposium, pages 71-80, 2005.
17. E. Salminen, V. Lahtinen, and T. Hamalainen K. Kuusilinna. Overview of bus-based system-on-chip interconnections. In ISCAS, pages 372-375, 2002.
18. S. Schliecker, M. Ivers, and R. Ernst. Integrated analysis of communicating tasks in mpsocs. In CODES+ISSS, pages 288-293, 2006.
19. J. Staschulat and R. Ernst. Worst case timing analysis of input dependent data cache behavior. In ECRIS, 2006.
20. J. Staschulat, S. Schliecker, and R. Ernst. Scheduling analysis of real-time systems with precise modeling of cache related preemption delay. In ECRTS, pages 41-48, 2005.
21. H. Theiling, C. Ferdinand, and R. Wilhelm. Fast and Precise WCET Prediction by Separated Cache and Path Analysis. Real-Time Systems, 18(2/3): 157-179, 2000.
22. L. Thiele and R. Wilhelm. Design for Timing Predictability. Real-Time Systems, 28(2/3):157-177, 2004.
23. F. Wolf, J. Staschulat, and R. Ernst. Associative caches in formal software timing analysis. In DAC, pages 622-627, 2002.
24. W. Wolf. Computers as Components: Principles of Embedded Computing System Design. Morgan Kaufman Publishers, 2005.