FAST-GP: An RTL functional verification framework based on fault simulation on GP-GPUs

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2012, Pages 562-565

  Bombieri, Nicola ^a   Fummi, Franco ^a   Guarnieri, Valerio ^a  

^a UNIVERSITY OF VERONA   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

AUTOMATIC PROGRAMMING; C (PROGRAMMING LANGUAGE); PROGRAM PROCESSORS;

FAULT INJECTION; FAULT MODEL; FAULT SIMULATION; FUNCTIONAL VERIFICATION; PARALLEL SIMULATIONS; RTL CODES; RTL DESIGNS; THREAD SYNCHRONIZATION;

AUTOMATIC TEST PATTERN GENERATION;

EID: 84862070188     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/date.2012.6176532     Document Type: Conference Paper

References (17)

1. L. Dongwoo and N. Jongwhoa, "A novel simulation fault injection method for dependability analysis," IEEE Design and Test of Computer, vol. 26, no. 6, pp. 50-61, 2009.
2. N. Bombieri, F. Fummi, and V. Guarnieri, "Accelerating RTL fault simulation through RTL-to-TLM abstraction," in Proc. of IEEE ETS, 2011, pp. 117-122.
3. S. Park, L. Chen, P. K. Parvathala, S. Patil, and I. Pomeranz, "A functional coverage metric for estimating the gate-level fault coverage of functional tests," in Proc. of IEEE ITC, 2006, pp. 1-10.
4. Z. Liang, I. Ghosh, and M. Hsiao, "A framework for automatic design validation of RTL circuits using ATPG and observability-enhanced tag coverage," IEEE Trans. on CAD, vol. 25, no. 11, pp. 2526-2538, 2006.
5. P. Thaker, V. Agrawal, and M. Zaghloul, "A test evaluation technique for VLSI circuits using register-transfer level fault modeling," IEEE Trans. on CAD, vol. 22, no. 8, pp. 1104-1113, 2003.
6. K. Gulati and S. P. Khatri, "Towards acceleration of fault simulation using graphics processing units," in Proc. of ACM/IEEE DAC, 2008, pp. 822-827.
7. -, "Fault table computation on GPUs," J. Electron. Test., vol. 26, pp. 195-209, April 2010.
8. D. Chatterjee, A. DeOrio, and V. Bertacco, "Event-driven gate-level simulation with GP-GPUs," in Proc. of ACM/IEEE DAC, 2009, pp. 557-562.
9. NVIDIA, "Cuda home page," http://www.nvidia.com/object/cuda- home new.html.
10. D. Chatterjee, A. DeOrio, and V. Bertacco, "GCS: high-performance gate-level simulation with GP-GPUs," in Proc. of ACM/IEEE DATE, 2009, pp. 1332-1337.
11. A. Sen, B. Aksanli, M. Bozkurt, and M. Mert, "Parallel cycle based logic simulation using graphics processing units," in Proc. of IEEE ISPDC, 2010, pp. 71-78.
12. M. A. Kochte, M. Schaal, H.-J. Wunderlich, and C. G. Zoellin, "Efficient fault simulation on many-core processors," in Proc. of ACM/IEEE DAC, 2010, pp. 380-385.
13. H. Li, D. Xu, Y. Han, K. Cheng, and X. Li, "nGFSIM: A GPU-based fault simulator for 1-to-n detection and its applications," in Proc. of IEEE ITC, 2010, pp. 1-10.
14. N. Bombieri, F. Fummi, and G. Pravadelli, "Abstraction of RTL IPs into embedded software," in Proc. of ACM/IEEE DAC, 2010, pp. 24-29.
15. M. Nanjundappa, H. D. Patel, B. A. Jose, and S. K. Shukla, "SCGPSim: a fast SystemC simulator on GPUs," in Proc. of ACM/IEEE DAC, 2010, pp. 149-154.
16. W. Ecker, V. Esen, L. Schonberg, T. Steininger, M. Velten, and M. Hull, "Impact of description languages, abstraction layer, and value representation on simulation performance," in Proc. of ACM/IEEE DATE, 2007, pp. 767-772.
17. CUDA C Programming Guide, NVIDIA, http://developer.download.nvidia.com/ compute/cuda/4-0/toolkit/docs/CUDA-C-Programming-Guide.pdf.