메뉴 건너뛰기




Volumn , Issue , 2010, Pages 380-385

Efficient fault simulation on many-core processors

Author keywords

Many core processors; Parallel fault simulation; PPSFP

Indexed keywords

ALGORITHMIC OPTIMIZATION; DESIGN FOR TEST; EXECUTION UNITS; FAULT PROPAGATION; FAULT SIMULATION; GRAPHICS PROCESSING UNIT; LOCAL MEMORIES; MANY-CORE; MANY-CORE ARCHITECTURE; PARALLEL DATA STRUCTURES; PARALLEL FAULT SIMULATION; PPSFP; PROCESSOR ARCHITECTURES; RELIABILITY ASSESSMENTS; SELF-TEST; SPEED-UPS; STATE-OF-THE-ART ALGORITHMS; TEST GENERATIONS;

EID: 77956205311     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1837274.1837369     Document Type: Conference Paper
Times cited : (46)

References (31)
  • 1
    • 33947588048 scopus 로고    scopus 로고
    • A survey of general-purpose computation on graphics hardware
    • J. Owens, D. Luebke et al., "A survey of general-purpose computation on graphics hardware," Computer Graphics Forum, vol.26, no.1, pp. 80-113, 2007.
    • (2007) Computer Graphics Forum , vol.26 , Issue.1 , pp. 80-113
    • Owens, J.1    Luebke, D.2
  • 2
    • 4544352521 scopus 로고    scopus 로고
    • Optimizing graph algorithms for improved cache performance
    • J.-S. Park, M. Penner, and V. K. Prasanna, "Optimizing graph algorithms for improved cache performance," IEEE Trans. Parallel Distrib. Syst., vol.15, no.9, pp. 769-782, 2004.
    • (2004) IEEE Trans. Parallel Distrib. Syst. , vol.15 , Issue.9 , pp. 769-782
    • Park, J.-S.1    Penner, M.2    Prasanna, V.K.3
  • 4
    • 35948938016 scopus 로고    scopus 로고
    • Multi-level graph layout on the GPU
    • Y. Frishman and A. Tal, "Multi-level graph layout on the GPU," IEEE Trans. Vis. Comput. Graph., vol.13, no.6, pp. 1310-1319, 2007.
    • (2007) IEEE Trans. Vis. Comput. Graph. , vol.13 , Issue.6 , pp. 1310-1319
    • Frishman, Y.1    Tal, A.2
  • 9
    • 0002376728 scopus 로고
    • Fault simulation for structured VLSI
    • J. Waicukauski, E. Eichelberger et al., "Fault simulation for structured VLSI," VLSI Systems Design, vol.6, no.12, pp. 20-32, 1985.
    • (1985) VLSI Systems Design , vol.6 , Issue.12 , pp. 20-32
    • Waicukauski, J.1    Eichelberger, E.2
  • 11
    • 11544345620 scopus 로고
    • Accelerated fault simulation and fault grading in combinational circuits
    • K. Antreich and M. H. Schulz, "Accelerated fault simulation and fault grading in combinational circuits," IEEE Trans. On CAD of Integrated Circuits and Systems, vol.6, no.5, pp. 704-712, 1987.
    • (1987) IEEE Trans. on CAD of Integrated Circuits and Systems , vol.6 , Issue.5 , pp. 704-712
    • Antreich, K.1    Schulz, M.H.2
  • 12
    • 77956206562 scopus 로고
    • Efficient single fault propagation in combinational circuits
    • D. Harel, R. Sheng, and J. Udell, "Efficient single fault propagation in combinational circuits," Communications of the ACM, vol.29, no.4, pp. 300-311, 1986.
    • (1986) Communications of the ACM , vol.29 , Issue.4 , pp. 300-311
    • Harel, D.1    Sheng, R.2    Udell, J.3
  • 14
    • 0026618718 scopus 로고
    • An efficient, forward fault simulation algorithm based on the parallel pattern single fault propagation
    • H. K. Lee and D. S. Ha, "An efficient, forward fault simulation algorithm based on the parallel pattern single fault propagation," in Proc. IEEE International Test Conference, 1991, pp. 946-955.
    • (1991) Proc. IEEE International Test Conference , pp. 946-955
    • Lee, H.K.1    Ha, D.S.2
  • 15
    • 0026962449 scopus 로고
    • Fast fault simulation in combinational circuits: An efficient data structure, dynamic dominators and refined check-up
    • B. Becker, R. Hahn, and R. Krieger, "Fast fault simulation in combinational circuits: an efficient data structure, dynamic dominators and refined check-up," in Proc. Conf. on European design automation (EURO-DAC), 1992, pp. 436-441.
    • (1992) Proc. Conf. on European Design Automation (EURO-DAC) , pp. 436-441
    • Becker, B.1    Hahn, R.2    Krieger, R.3
  • 16
    • 0025472561 scopus 로고
    • Dynamic two-dimensional parallel simulation technique for high-speed fault simulation on a vector processor
    • N. Ishiura, M. Ito, and S. Yajima, "Dynamic two-dimensional parallel simulation technique for high-speed fault simulation on a vector processor," IEEE Trans. on CAD of Integrated Circuits and Systems, vol.9, no.8, pp. 868-875, 1990.
    • (1990) IEEE Trans. on CAD of Integrated Circuits and Systems , vol.9 , Issue.8 , pp. 868-875
    • Ishiura, N.1    Ito, M.2    Yajima, S.3
  • 17
    • 0026818473 scopus 로고
    • Fault simulation on massively parallel SIMD machines algorithms, implementations and results
    • V. Narayanan and V. Pitchumani, "Fault simulation on massively parallel SIMD machines algorithms, implementations and results," J. Electronic Testing, vol.3, no.1, pp. 79-92, 1992.
    • (1992) J. Electronic Testing , vol.3 , Issue.1 , pp. 79-92
    • Narayanan, V.1    Pitchumani, V.2
  • 18
    • 0028553101 scopus 로고
    • VFSIM: Vectorized fault simulator using a reduction technique excluding temporarily unobservable faults
    • T. Nagumo, M. Nagai et al., "VFSIM: Vectorized fault simulator using a reduction technique excluding temporarily unobservable faults," in Proc. Conference on Design Automation (DAC), 1994, pp. 510-515.
    • (1994) Proc. Conference on Design Automation (DAC) , pp. 510-515
    • Nagumo, T.1    Nagai, M.2
  • 19
    • 0024924722 scopus 로고
    • Highly vectorizable fault simulation on the cray X-MP supercomputer
    • R. Daoud and F. Özgüner, "Highly vectorizable fault simulation on the Cray X-MP supercomputer," IEEE Trans. on CAD of Integrated Circuits and Systems, vol.8, no.12, pp. 1362-1365, 1989.
    • (1989) IEEE Trans. on CAD of Integrated Circuits and Systems , vol.8 , Issue.12 , pp. 1362-1365
    • Daoud, R.1    Özgüner, F.2
  • 23
    • 0030651234 scopus 로고    scopus 로고
    • SPITFIRE: Scalable parallel algorithms for test set partitioned fault simulation
    • D. Krishnaswamy, E. M. Rudnick et al., "SPITFIRE: scalable parallel algorithms for test set partitioned fault simulation," in Proc. IEEE VLSI Test Symposium (VTS), 1997, pp. 274-281.
    • (1997) Proc. IEEE VLSI Test Symposium (VTS) , pp. 274-281
    • Krishnaswamy, D.1    Rudnick, E.M.2
  • 24
    • 0032679387 scopus 로고    scopus 로고
    • Data parallel fault simulation
    • M. B. Amin and B. Vinnakota, "Data parallel fault simulation," IEEE Trans. VLSI Syst., vol.7, no.2, pp. 183-190, 1999.
    • (1999) IEEE Trans. VLSI Syst. , vol.7 , Issue.2 , pp. 183-190
    • Amin, M.B.1    Vinnakota, B.2
  • 25
    • 51549120204 scopus 로고    scopus 로고
    • Towards acceleration of fault simulation using graphics processing units
    • K. Gulati and S. P. Khatri, "Towards acceleration of fault simulation using graphics processing units," in Proc. Design Automation Conference (DAC), 2008, pp. 822-827.
    • (2008) Proc. Design Automation Conference (DAC) , pp. 822-827
    • Gulati, K.1    Khatri, S.P.2
  • 26
    • 44849137198 scopus 로고    scopus 로고
    • NVIDIA Tesla: A unified graphics and computing architecture
    • E. Lindholm, J. Nickolls et al., "NVIDIA Tesla: A unified graphics and computing architecture," IEEE Micro, vol.28, no.2, pp. 39-55, 2008.
    • (2008) IEEE Micro , vol.28 , Issue.2 , pp. 39-55
    • Lindholm, E.1    Nickolls, J.2
  • 27
    • 77956211501 scopus 로고    scopus 로고
    • Generalized fault modeling for logic diagnosis
    • Springer
    • H. Wunderlich and S. Holst, "Generalized fault modeling for logic diagnosis," in Models in Hardware Testing. Springer, 2009, pp. 133-155.
    • (2009) Models in Hardware Testing , pp. 133-155
    • Wunderlich, H.1    Holst, S.2
  • 28
    • 85050924325 scopus 로고
    • The concurrent simulation of nearly identical digital networks
    • E. Ulrich and T. Baker, "The concurrent simulation of nearly identical digital networks," in Proc. 10th Workshop on Design Automation, 1973, pp. 145-150.
    • (1973) Proc. 10th Workshop on Design Automation , pp. 145-150
    • Ulrich, E.1    Baker, T.2
  • 30
    • 78650727229 scopus 로고    scopus 로고
    • "IWLS 2005 Benchmarks," http://www.iwls.org/iwls2005/ benchmarks.html.
    • IWLS 2005 Benchmarks
  • 31
    • 49249086142 scopus 로고    scopus 로고
    • Larrabee: A many-core x86 architecture for visual computing
    • L. Seiler, D. Carmean et al., "Larrabee: a many-core x86 architecture for visual computing," in ACM SIGGRAPH, 2008, pp. 1-15.
    • (2008) ACM SIGGRAPH , pp. 1-15
    • Seiler, L.1    Carmean, D.2


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.