SCGPSim: A fast SystemC simulator on GPUs

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Volumn , Issue , 2010, Pages 149-154

  Nanjundappa, Mahesh ^a   Patel, Hiren D ^b   Jose, Bijoy A ^a   Shukla, Sandeep K ^a  

^a VIRGINIA POLYTECHNIC INSTITUTE AND STATE UNIVERSITY   (United States)

^b UNIVERSITY OF WATERLOO   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

ABSTRACTION LEVEL; CONCURRENT THREADS; DEGREE OF PARALLELISM; EXECUTABLE PROGRAMS; GENERAL PURPOSE; GRAPHICS PROCESSOR; MODEL OF COMPUTATION; ORIGINAL DESIGN; PROCESSING UNITS; REFERENCE IMPLEMENTATION; SIMULATION EFFICIENCY; SIMULATION PERFORMANCE; SIMULATION SPEED; SPEED-UPS; SYSTEMC; SYSTEMC DESIGN; THREADING MODEL;

COMPUTER AIDED DESIGN; DIGITAL INTEGRATED CIRCUITS; IMAGE CODING; MULTIPROCESSING SYSTEMS; PARALLEL ARCHITECTURES; PROGRAM TRANSLATORS; SEMANTICS;

LOGIC DESIGN;

EID: 77951239016     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASPDAC.2010.5419903     Document Type: Conference Paper

References (10)

1. D. Berner, J.-P. Talpin, H. D. Patel, D. Mathaikutty, and S. K. Shukla. Systemcxml: An exstensible systemc front end using xml. In FDL, pages 405-409. ECSI, 2005.
2. L. Kaouane, D. Houzet, and S. Huet. SysCellC: SystemC on Cell. Computational Science and its Applications, International Conference, 0:234-244, 2008.
3. Y. N. Naguib and R. S. Guindi. Speeding up systemc simulation through process splitting. In R. Lauwereins and J. Madsen, editors, DATE, pages 111-116. ACM, 2007.
4. NVIDIA Corp. NVIDIA CUDA. http://www.nvidia.com/cuda.
5. OSCI. SystemC. http://www.systemc.org/.
6. H. D. Patel and S. K. Shukla. Towards a heterogeneous simulation kernel for system-level models: a SystemC kernel for synchronous data flow models. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 24(8):1261-1271, 2005.
7. D. G. Pérez, G. Mouchard, and O. Temam. A new optimized implemention of the systemc engine using acyclic scheduling. In DATE '04: Proceedings of the conference on Design, automation and test in Europe, page 10552, Washington, DC, USA, 2004.
8. K. S. Perumalla. Discrete-event Execution Alternatives on General Purpose Graphical Processing Units (GPGPUs). In PADS '06: Proceedings of the 20th Workshop on Principles of Advanced and Distributed Simulation, pages 74-81, Washington, DC, USA, 2006.
9. N. Savoiu, S. K. Shukla, and R. K. Gupta. "design for synthesis, transform for simulation: Automatic transformation of threading structures in high-level system models". UC Irvine Technical Report, 2001.
10. S. A. Sharad and S. K. Shukla. Optimizing system models for simulation efficiency. Kluwer Academic Publishers, Norwell, MA, USA, 2004.