Impact of description language, abstraction layer, and value representation on simulation performance

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2007, Pages 767-772

  Ecker, Wolfgang ^a   Esen, Volkan ^b   Schönberg, Lars ^b   Steininger, Thomas ^b   Velten, Michael ^b   Hull, Michael ^c  

^a INFINEON TECHNOLOGIES AG   (Germany)

^b DARMSTADT UNIVERSITY OF TECHNOLOGY   (Germany)

^c UNIVERSITY OF SOUTHAMPTON   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

ABSTRACTING; COMPUTER SIMULATION; MATHEMATICAL MODELS; VERIFICATION;

RTL MODELS; SIMULATION PERFORMANCE; SYSTEMVERILOG;

COMPUTER HARDWARE DESCRIPTION LANGUAGES;

EID: 34548301460     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2007.364688     Document Type: Conference Paper

References (17)

1. Tom Fitzpatric: "Functional Verification Technology and Methodology Backgrounder". Available from: http://www.mentor.com/products/fv/techpubs
2. Stephen Bailey: "Comparison of VHDL, Verilog and SystemVerilog". Available from: http://www.mentor.com/ training_and_services/tech_pubs.cfm
3. SystemVerilog: "Is this the merge of Verilog and VHDL": Proceedings of the SNUG Boston 2004.
4. Peet James: "Synergy Between VHDL & Verilog", Proceedings of VIUF Spring '95, Users Meeting
5. Douglas Smith.: "VHDL & Verilog Compared & Contrasted - Plus Modeled Example Written in VHDL, Verilog and C", 33th DAC. 1996.
6. Robertas Damaševièius: "A subset based comparison of major design languages", ISSN 1392 - 124X INFORMACINĖS TECHNOLOGIJOS IR VALDYMAS, 2004, Nr.1(30)
7. Rajesh Bawankule: "Speed up Verilog Simulations by 10-100× without spending a penny". Proceedings of the DVCon2003
8. Phil Dreike, James McCoy: "Co-Simulating Software and Hardware in Embedded Systems". Embedded Systems Programming. http://www.embedded. com/97/feat9706.htm
9. Röhm, W.: "Latest Benchmark Results of VHDL Simulation Systems", Proceedings of the EURODAC'95.with EUROVHDL'95.
10. John Sanguinetti: "Simulation Speed in HDLs", http://www.angelfire.com/in/rajesh52/papers.html
11. Matthias Bauer, Wolfgang Ecker, Michael Gasteier, Manfred Glesner: "Evaluation of Sequential VHDL and C for System Description and Specification". Proceedings of the VUIF'96 Fall Meeting.
12. Wolfgang Ecker, Joerg Boettger. "Evaluation of Ada'95 and VHDL for System Level Modeling", Proceedings of the VIUF '97 Spring Meeting.
13. Mario Steinert: "Using SystemC for Hardware Design Comparison of results with VHDL, Cossap and CoCentric, Proceedings of the ESNUG2002
14. th DAC,
15. Rapid Prototyping of Application Specific Signal Processors (RASSP), http://www.eda.org/rassp/
16. ARM technical paper, Taking Design to the System Level, Chris Lennard, Davorin Mista, April 2005, http://www.arm.com/pdfs/ ARM%20ESL%20final%20checked%20(3)JC.pdf
17. Cliff Cumming, Lionel Benning: "SystemVerilog 2-State Simulation and Verification Advantages", Proceedings of Boston SNUG 2004