-
1
-
-
24944472035
-
Coyote project documentation
-
Mlardalen University
-
N. Bermudo and X. Vera. Coyote project documentation. Technical report, Mlardalen University, 2001.
-
(2001)
Technical Report
-
-
Bermudo, N.1
Vera, X.2
-
2
-
-
84944317742
-
-
C-Lab. Wcet benchmarks. Available from http://www.c-lab.de/home/en/ download.html.
-
Wcet Benchmarks
-
-
-
3
-
-
18844387390
-
Exact analysis of the cache behavior of nested loops
-
June
-
S. Chatterjee, E. Parker, P. Hanlon, and A. Lebeck. Exact analysis of the cache behavior of nested loops. In ACM SIG-PLAN Conference on Programming Language Design and Implementation, pages 286-297, June 2001.
-
(2001)
ACM SIG-PLAN Conference on Programming Language Design and Implementation
, pp. 286-297
-
-
Chatterjee, S.1
Parker, E.2
Hanlon, P.3
Lebeck, A.4
-
4
-
-
0036991624
-
Low-complexity algorithms for static cache locking in multitasking hard real-time systems
-
dec
-
D. Decotigny and I. Puaut. Low-complexity algorithms for static cache locking in multitasking hard real-time systems. In IEEE Real-Time Systems Symposium, page 114, dec 2002.
-
(2002)
IEEE Real-time Systems Symposium
, pp. 114
-
-
Decotigny, D.1
Puaut, I.2
-
6
-
-
0001714824
-
Cache miss equations: A compiler framework for analyzing and tuning memory behavior
-
S. Ghosh, M. Martonosi, and S. Malik. Cache miss equations: a compiler framework for analyzing and tuning memory behavior. ACM Transactions on Programming Languages and Systems, 21(4):703-746, 1999.
-
(1999)
ACM Transactions on Programming Languages and Systems
, vol.21
, Issue.4
, pp. 703-746
-
-
Ghosh, S.1
Martonosi, M.2
Malik, S.3
-
7
-
-
0343341629
-
Supporting timing analysis by automatic bounding of loop iterations
-
May
-
C. Healy, M. Sjodin, V. Rustagi, D. Whalley, and R. van Engelen. Supporting timing analysis by automatic bounding of loop iterations. Real-Time Systems, 18(2/3): 121-148, May 2000.
-
(2000)
Real-time Systems
, vol.18
, Issue.2-3
, pp. 121-148
-
-
Healy, C.1
Sjodin, M.2
Rustagi, V.3
Whalley, D.4
Van Engelen, R.5
-
9
-
-
0030414718
-
Cache modeling for real-time software: Beyond direct mapped instruction caches
-
Dec.
-
Y.-T. S. Li, S. Malik, and A. Wolfe. Cache modeling for real-time software: Beyond direct mapped instruction caches. In IEEE Real-Time Systems Symposium, pages 254-263, Dec. 1996.
-
(1996)
IEEE Real-time Systems Symposium
, pp. 254-263
-
-
Li, Y.-T.S.1
Malik, S.2
Wolfe, A.3
-
10
-
-
0003039244
-
An accurate worst case timing analysis for RISC processors
-
Dec.
-
S.-S. Lim, Y. H. Bae, G. T. Jang, B.-D. Rhee, S. L. Min, C. Y. Park, H. Shin, and C. S. Kim. An accurate worst case timing analysis for RISC processors. In IEEE Real-Time Systems Symposium, pages 97-108, Dec. 1994.
-
(1994)
IEEE Real-time Systems Symposium
, pp. 97-108
-
-
Lim, S.-S.1
Bae, Y.H.2
Jang, G.T.3
Rhee, B.-D.4
Min, S.L.5
Park, C.Y.6
Shin, H.7
Kim, C.S.8
-
12
-
-
0342932896
-
Empirical bounds on data caching in high-performance real-time systems
-
Chalmers University of Technology
-
T. Lundqvist and P. Stenstrm. Empirical bounds on data caching in high-performance real-time systems. Technical report, Chalmers University of Technology, 1999.
-
(1999)
Technical Report
-
-
Lundqvist, T.1
Stenstrm, P.2
-
13
-
-
0033732401
-
Timing analysis for instruction caches
-
May
-
F. Mueller. Timing analysis for instruction caches. Real-Time Systems, 18(2/3):209-239, May 2000.
-
(2000)
Real-time Systems
, vol.18
, Issue.2-3
, pp. 209-239
-
-
Mueller, F.1
-
14
-
-
14844355824
-
A fast and accurate approach to analyze cache memory behavior
-
X. Vera, J. Llosa, A. González, and N. Bermudo. A fast and accurate approach to analyze cache memory behavior (research note). Lecture Notes in Computer Science, 1900:194-198, 2000.
-
(2000)
Lecture Notes in Computer Science
, vol.1900
, pp. 194-198
-
-
Vera, X.1
Llosa, J.2
González, A.3
Bermudo, N.4
-
16
-
-
0035501757
-
A comparison of static analysis and evolutionary testing for the verifi cation of timing constraints
-
Nov.
-
J. Wegener and F. Mueller. A comparison of static analysis and evolutionary testing for the verifi cation of timing constraints. Real-Time Systems, 21(3):241-268, Nov. 2001.
-
(2001)
Real-time Systems
, vol.21
, Issue.3
, pp. 241-268
-
-
Wegener, J.1
Mueller, F.2
-
17
-
-
0031369396
-
Timing analysis for data caches and set-associative caches
-
June
-
R. White, F. Mueller, C. Healy, D. Whalley, and M. Harmon. Timing analysis for data caches and set-associative caches. In IEEE Real-Time Embedded Technology and Applications Symposium, pages 192-202, June 1997.
-
(1997)
IEEE Real-time Embedded Technology and Applications Symposium
, pp. 192-202
-
-
White, R.1
Mueller, F.2
Healy, C.3
Whalley, D.4
Harmon, M.5
-
18
-
-
0033327137
-
Timing analysis for data and wrap-around fill caches
-
Nov.
-
R. T. White, F. Mueller, C. Healy, D. Whalley, and M. G. Harmon. Timing analysis for data and wrap-around fill caches. Real-Time Systems, 17(2/3):209-233, Nov. 1999.
-
(1999)
Real-time Systems
, vol.17
, Issue.2-3
, pp. 209-233
-
-
White, R.T.1
Mueller, F.2
Healy, C.3
Whalley, D.4
Harmon, M.G.5
|