메뉴 건너뛰기




Volumn , Issue , 2005, Pages 148-157

Bounding worst-case data cache behavior by analytically deriving cache reference patterns

Author keywords

[No Author keywords available]

Indexed keywords

CACHE MISS EQUATIONS (CME); CACHE REFERENCE PATTERNS; SCHEDULABILITY; WORST CASE EXECUTION TIME (WCET);

EID: 24944584859     PISSN: 15453421     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper
Times cited : (48)

References (21)
  • 1
    • 24944472035 scopus 로고    scopus 로고
    • Coyote project documentation
    • Mlardalen University
    • N. Bermudo and X. Vera. Coyote project documentation. Technical report, Mlardalen University, 2001.
    • (2001) Technical Report
    • Bermudo, N.1    Vera, X.2
  • 2
    • 84944317742 scopus 로고    scopus 로고
    • C-Lab. Wcet benchmarks. Available from http://www.c-lab.de/home/en/ download.html.
    • Wcet Benchmarks
  • 4
    • 0036991624 scopus 로고    scopus 로고
    • Low-complexity algorithms for static cache locking in multitasking hard real-time systems
    • dec
    • D. Decotigny and I. Puaut. Low-complexity algorithms for static cache locking in multitasking hard real-time systems. In IEEE Real-Time Systems Symposium, page 114, dec 2002.
    • (2002) IEEE Real-time Systems Symposium , pp. 114
    • Decotigny, D.1    Puaut, I.2
  • 7
    • 0343341629 scopus 로고    scopus 로고
    • Supporting timing analysis by automatic bounding of loop iterations
    • May
    • C. Healy, M. Sjodin, V. Rustagi, D. Whalley, and R. van Engelen. Supporting timing analysis by automatic bounding of loop iterations. Real-Time Systems, 18(2/3): 121-148, May 2000.
    • (2000) Real-time Systems , vol.18 , Issue.2-3 , pp. 121-148
    • Healy, C.1    Sjodin, M.2    Rustagi, V.3    Whalley, D.4    Van Engelen, R.5
  • 9
    • 0030414718 scopus 로고    scopus 로고
    • Cache modeling for real-time software: Beyond direct mapped instruction caches
    • Dec.
    • Y.-T. S. Li, S. Malik, and A. Wolfe. Cache modeling for real-time software: Beyond direct mapped instruction caches. In IEEE Real-Time Systems Symposium, pages 254-263, Dec. 1996.
    • (1996) IEEE Real-time Systems Symposium , pp. 254-263
    • Li, Y.-T.S.1    Malik, S.2    Wolfe, A.3
  • 12
    • 0342932896 scopus 로고    scopus 로고
    • Empirical bounds on data caching in high-performance real-time systems
    • Chalmers University of Technology
    • T. Lundqvist and P. Stenstrm. Empirical bounds on data caching in high-performance real-time systems. Technical report, Chalmers University of Technology, 1999.
    • (1999) Technical Report
    • Lundqvist, T.1    Stenstrm, P.2
  • 13
    • 0033732401 scopus 로고    scopus 로고
    • Timing analysis for instruction caches
    • May
    • F. Mueller. Timing analysis for instruction caches. Real-Time Systems, 18(2/3):209-239, May 2000.
    • (2000) Real-time Systems , vol.18 , Issue.2-3 , pp. 209-239
    • Mueller, F.1
  • 16
    • 0035501757 scopus 로고    scopus 로고
    • A comparison of static analysis and evolutionary testing for the verifi cation of timing constraints
    • Nov.
    • J. Wegener and F. Mueller. A comparison of static analysis and evolutionary testing for the verifi cation of timing constraints. Real-Time Systems, 21(3):241-268, Nov. 2001.
    • (2001) Real-time Systems , vol.21 , Issue.3 , pp. 241-268
    • Wegener, J.1    Mueller, F.2


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.