CMP aware shuttle mask floorplanning

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Volumn 2, Issue , 2005, Pages 1111-1114

  Xu, Gang ^a   Tian, Ruiqi ^b   Pan, David Z ^a   Wong, Martin D F ^c  

^a UNIVERSITY OF TEXAS AT AUSTIN   (United States)

^b FREESCALE SEMICONDUCTOR INC   (United States)

^c UNIVERSITY OF ILLINOIS AT URBANA CHAMPAIGN   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER AIDED DESIGN; LINEAR PROGRAMMING; SIMULATED ANNEALING; TOPOGRAPHY;

DESIGN PROTOTYPE; FLOOR-PLANNING; INDUSTRY DATUM; MANUFACTURABILITY; MULTIPLE PROJECT WAFERS; RECTANGLE PACKING PROBLEM; VARIATION MINIMIZATION; VOLUME DESIGN;

LOW PASS FILTERS;

EID: 84861437949     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1120725.1120836     Document Type: Conference Paper

References (13)

1. Scheffer, L, Physical CAD changes lo incorporate design for lithography and manufacturability. Proc of ASPDACQ&n 2004).
2. Chen, S. and Lynn, E. C. Effective placement of chips on a shuttle mask. Proc ofSPIE, 5130 (2003), 681-688.
3. Xu, G., Tian, R., Wong, D. F., and Reich, A. Shuttle mask floorplanning. Proc ofSPIE, 5256(2003), 185-194.
4. Andersson, M., Gudmundsson, J., and Levcopoulos, C. Chips on wafer. Proc. of Workshop on Algorithms and Data Structures (2003).
5. Kahng, A. B., Mandoiu, 1.1., Wang, Q., Xu, X., and Zelikovsky, A. Multi-project reticle floorplanning and wafer dicing. Proc. oflSPD (2004).
6. Prasad, S., Loh, W., Kapoor, A., Chang, E., Stine, B., Boning, D., and Chung, J. Statistical metrology for characterizing CMP processes. Microelectron. Eng., 33 (1997), 231-240.
7. Stine, B. E., Ouma, D. O., Divecha, R. R., Boning, D. S., Chung, J. E., Hetherington, D. L., Harwood, C. R., Nakagawa, O. S., and Oh, S.-Y. Rapid characterization and modeling of pattern-dependent variation in chemical-mechanical polishing. IEEE Trans. Semiconduct. Manufact., II (1998),129-140.
8. Ouma, D., Boning, D., Chung, J., Shinn, G., Olsen, L., and Clark, J. An integrated characterization and modeling methodology for CMP dielectric planarization, Proc. Int. Interconnect Technology Conf. (June 1998), 67-69.
9. Tian, R., Wong, D. F., and Boone, R. Model-based dummy feature placement for oxide chemical-mechanical polishing manufacturability. TCAD, 20 (July 2001), 902-910.
10. Tian, R., Tang, X., and Wong, D. F. Dummy feature placement for chemical-mechanical polishing uniformity in a shallow trench isolation process. TCAD 21, (Jan 2002), 63-71.
11. Chen, Y., A.B. Kahng, G. Robins, and A. Zelikovsky. Area fill synthesis for uniform layout density. TCAD 21 (Oct 2002), 1132-1147.
12. Beckage, P., T. Brown, R. Tian, A. Phillips, C. Thomas, and E. Travis. Implementation of model-based tiling at ST1 CMP for 90nm technology. Proc. 9th CMP-MIC (Feb. 2004). 157-162.
13. Wong, D.F., and Liu, C.L. A new algorithm for floorplan design. Proc of the 23rd ACM/IEEE Design Automation Conference (1986), 101-107.