High-performance Viterbi decoder with circularly connected 2-D CNN unilateral cell array

IEEE Transactions on Circuits and Systems I: Regular Papers

Volumn 52, Issue 10, 2005, Pages 2208-2218

  Kim, Hyongsuk ^a   Son, Hongrak ^b   Roska, Tamás ^c   Chua, Leon O ^b  

^a Chonbuk National University   (South Korea)

^b UNIVERSITY OF CALIFORNIA   (United States)

^c INSTITUTE OF EXPERIMENTAL MEDICINE   (Hungary)

Author keywords

Analog circuits; Cellular neural network (CNN); Cylindrical shape; Parallel processing; Trellis diagram; Viterbi decoder

Indexed keywords

CELLULAR ARRAYS; CELLULAR NEURAL NETWORKS; COMPUTER SIMULATION; MONTE CARLO METHODS; PARALLEL PROCESSING SYSTEMS; TRELLIS CODES;

ANALOG CIRCUITS; CYLINDRICAL SHAPE; TRELLIS DIAGRAM; VITERBI DECODER;

DECODING;

EID: 27644521023     PISSN: 10577122     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSI.2005.853263     Document Type: Article

References (21)

1. A. J. Viterbi, "Error bounds for convolutional codes and an asymptotically optimum decoding algorithm," IEEE Trans. Inf. Theory, vol. IT-13, pp. 260-269, 1967.
2. G. D. Forney JR, "The Viterbi algorithm," Proc. IEEE, vol. 61, no. 3, Mar. 1973.
3. J. J. Werner, "The HDSL environment," IEEE J. Sel. Areas Commun., vol. 9, pp. 785-800, Aug. 1991.
4. N. R. Shanbhag and G. H. Im, "VLSI systems design of 51.84 Mb/s tranceivers for ATM-LAN and broad access," IEEE Trans. Signal Process., vol. 46, no. 5. pp. 1403-1416, May 1998.
5. I. Kang and A. N. Wilson Jr. "Low-power Viterbi decoder for CDMA mobile terminals," IEEE J. Solid-State Circuits, vol. 33, no. 3. pp. 473-482, Mar. 1998.
6. M. H. Shakiba, D. A. Johns, and K. W. Martin, "An integrated 200-MHz 3.3-V BiCMOS class-IV partial-response analog Viterbi decoder," IEEE J. Solid-State Circuits, vol. 33, no. 1, pp. 61-75, Jan. 1998.
7. P. G. Gulak and T. Kailath, "Locally connected VLSI architecture for the Viterbi algorithm," IEEE J. Sel. Areas Commun., vol. 6, no. 4, pp. 527-537, Apr. 1988.
8. C. Y. Chang and K. Yao, "Systolic arrary processing of the Viterbi algorithm," IEEE Trans. Inf. Theory, vol. 35, no. 1, pp. 76-86, Jan. 1989.
9. M. H. Shakiba, D. A. Johns, and K. W. Martin, "BiCMOS circuits for analog Viterbi decoders," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 45, no. 12, pp. 1527-1537, Dec. 1998.
10. R. R. Spencer, "Simulated performance of analog Viterbi detectors," IEEE J. Sel. Areas Commun., vol. 10, no. 1, Jan. 1992.
11. K. He and G. Cauwenberghs, "Integrated 64-state parallel analog Viterbi decoder," in Proc. ISCAS'00, vol. IV, Geneva, Switzerland, pp. 761-764.
12. A. Demosthenous and J. Taylor, "A 100-Mb/s 2.8-V CMOS current-mode analog Viterbi decoder," IEEE J. Solid-State Circuits, vol. 37, no. 7, Jul. 2002.
13. L. O. Chua and L. Yang, "Cellular neural networks: Theory," IEEE Trans. Circuits Syst., vol. 35, pp. 1257-1272, 1988.
14. L. O. Chua and L. Yang, "Cellular neural networks: Applications," IEEE Trans. Circuits Syst., vol. 35, pp. 1273-1290, 1988.
15. T. Roska and L. O. Chua, "The CNN universal machine: An analogic array computer," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 40, pp. 163-173, 1993.
16. G. Linan, S. Espejo, R. Domínguez-Castro, and Á. Rodríguez-Vázquez, "Architectural and basic circuit considerations for a flexible 128 × 128 mixed-signal SIMD vision chip," in Analog Integr. Circuits Signal Process., vol. 33, Nov. 2002, pp. 179-190.
17. E. Y. Chou, B. J. Sheu, and M. Y. Wang, "A compact neural network for partial-response maximum-likelihood detectors: Algorithmic study," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 45, no. 7, Jul. 1998.
18. R. Bellman, Dynamic Programming. Princeton, NJ: Princeton Univ. Press, 1957.
19. H. Kim, H. H. Son, T. Roska, and L. O. Chua, "Optimal path finding with space- and time-variant metric weights with multi-layer CNN," Int. J. Circuit Theory Appl., vol. 30, pp. 247-270, 2002.
20. Machine Learning Laboratory. (2003) Product specification of fast Viterbi decoder of IP-FV7P -C2. Machine Learning Laboratory, Inc., Japan. Online. Available: http://www.ml-abo.com/eng/DS-FV7P-C2.pdf
21. I. Baturone, A. Barriga, and J. L. Huertas, "Multi-input voltage and current-mode min/max circuits," in Proc. 3rd Int. Conf. on Fuzzy Logic, Neural Networks and Soft Computing, 1994, pp. 120-126.