The gradient-based cache partitioning algorithm

Transactions on Architecture and Code Optimization

Volumn 8, Issue 4, 2012, Pages

  Hasenplaugh, William ^a   Ahuja, Pritpal S ^a   Jaleel, Aamer ^a   Steely, Simon ^a   Emer, Joel ^a  

^a INTEL CORPORATION   (United States)

Author keywords

Adaptive caching; Cache replacement; Chernoff bound; Dynamic cache partitioning; Dynamic control; Gradient descent; Hill climbing; Insertion policy

Indexed keywords

AXIAL FLOW; CACHE MEMORY; OPTIMIZATION;

ADAPTIVE CACHING; CACHE PARTITIONING; CACHE REPLACEMENT; CHERNOFF BOUNDS; DYNAMIC CACHE; DYNAMIC CACHE PARTITIONING; DYNAMIC CONTROLS; GRADIENT-DESCENT; HILL CLIMBING; INSERTION POLICIES;

QUALITY OF SERVICE;

EID: 84857846199     PISSN: 15443566     EISSN: 15443973     Source Type: Journal    
DOI: 10.1145/2086696.2086723     Document Type: Article

References (23)

1. ALBONESI, D. H. 1999. Selective cache ways: on-demand cache resource allocation. In Proceedings of Micro, 32.
2. AL-ZOUBI, H., MILENKOVIC, A., AND MILENKOVIC, M. 2004. Performance evaluation of cache replacement policies for the SPEC CPU2000 benchmark suite. In Proceedings of ACMSE.
3. CHANG, J. AND SOHI, G. S. 2006. Cooperative caching for chip multiprocessors. In Proceedigns of ISCA 33.
4. CHIOU, D. T. 1999. Extending the reach of microprocessors: column and curious caching. Ph.D. thesis, Massachusetts Institute of Technology.
5. DHODAPKAR, A. S. AND SMITH, J. E. 2002. Managing multi-configuration hardware via dynamic working set analysis. In Proceedings of ISCA 29.
6. DYBDAHL, H., STENSTROM, P., AND NATVIG, L. 2006. A cache-partitioning aware replacement policy for chip multiprocessors. In Proceedings of HiPC 13.
7. GUO, F. AND SOLIHIN, Y. 2006. An analytical model for cache replacement policy performance. In Proceedings of SIGMETRICS/Performance.
8. GUO, F., SOLIHIN, Y., ZHAO, L., AND IYER, R. 2007. A framework for providing quality of service in chip-multiprocessors. In Proceedings of MICRO 40.
9. GUO, F., KANNAN, H., ZHAO, L., ILLIKKAL, R., IYER, R., NEWELL, D., SOLIHIN, Y., AND KOZYRAKIS, C. 2007. From chaos to QoS: case studies in CMP resource management. ACM SIGARCH Comput. Architec News 35, 1.
10. IYER, R. 2004. CQoS: a framework for enabling QoS in shared caches of CMP platforms. In Proceedings of ICS 18.
11. IYER, R., ZHAO, L., GUO, F., SOLIHIN, Y., MARKINENI, S., NEWELL, D., ILLIKKAL, R., HSU, L., AND REINHARDT, S. 2007. QoS Policy and architecture for cache/memory in CMP platforms. In Proceedings of ACM SIGMETRICS.
12. JALEEL, A., HASENPLAUGH, W., QURESHI, M. K., SEBOT, J., STEELY JR., S., AND EMER, J. 2008. Adaptive insertion policies for managing shared caches on CMPs. In Proceedings of PACT 17.
13. JALEEL, A., THEOBALD, K. B., STEELY JR., S., AND EMER, J. 2010. High performance cache replacement using re-reference interval prediction (RRIP). In Proceedings of ISCA 37.
14. KIM, S., CHANDRA, D., AND SOLIHIN, Y. 2004. Fair cache sharing and partitioning in a chip multiprocessor architecture. In Proceedings of PACT 13.
15. LUO, K., GUMMARAJU, J., AND FRANKLIN, M. 2001. Balancing throughput and fairness in SMT processors. In Proceedings of ISPASS.
16. NESBIT, K. J., LAUDON, J., AND SMITH, J. E. 2007. Virtual private caches. In Proceedings of ISCA 34.
17. PALACHARLA, S. AND KESSLER, R. E. 1994. Evaluating stream buffers as a secondary cache replacement. In Proceedings of ISCA 21.
18. QURESHI, M. K. AND PATT, Y. 2006. Utility based cache partitioning: A low overhead high-performance runtime mechanism to partition shared caches. In Proceedings of MICRO 39.
19. QURESHI, M. K., LYNCH, D. N., MUTLU, O., AND PATT, Y. N. 2006. A case for MLP-aware cache replacement. In Proceedings of ISCA 33.
20. QURESHI, M. K., JALEEL, A., PATT, Y. N., STEELY JR., S. C., AND EMER, J. 2007. Adaptive insertion policies for high-performance caching. In Proceedings of ISCA 34.
21. RAFIQUE, N., LIM, W., AND THOTTETHODI, M. 2006. Architectural support for operating system-driven CMP cache management. In Proceedings of PACT 15.
22. STONE, H. S., TUREK, J., AND WOLF, J. L. 1992. Optimal partitioning of cache memory. IEEE Trans. Comput. 4, 9.
23. SUH, G. E., RUDOLPH, L., AND DEVADAS, S. 2004. Dynamic partitioning of shared cache memory. J. Supercomput. 28, 1.