An analytical model for cache replacement policy performance

Performance Evaluation Review

Volumn 34, Issue 1, 2006, Pages 228-239

  Guo, Fei ^a   Solihin, Yan ^a  

^a North Carolina State University   (United States)

Author keywords

Analytical model; Cache performance; Cache replacement policy

Indexed keywords

ANALYTICAL MODELS; CACHE PERFORMANCE; CACHE REPLACEMENT POLICY; CPU;

COMPUTER SIMULATION; HEURISTIC METHODS; MARKOV PROCESSES; MATHEMATICAL MODELS; MICROPROCESSOR CHIPS; PROBABILITY;

CACHE MEMORY;

EID: 33750363816     PISSN: 01635999     EISSN: 01635999     Source Type: Conference Proceeding    
DOI: 10.1145/1140103.1140304     Document Type: Conference Paper

References (25)

1. A. Agarwal, J. Hennessy, and M. Horowitz. An analytical cache model. ACM Trans. on Computer Systems, 7(2):184-215, 1989.
2. H. Al-Zoubi, A. Milenkovic, and M. Milenkovic. Performance Evaluation of Cache Replacement Policies for the SPEC CPU2000 Benchmark Suite. In Proc. of the 42nd ACM Southeast Conf., April 2004.
3. E. R. Altman, V. K. Agarwal, and G. R. Gao. A novel methodology using genetic algorithms for the design of caches and cache replacement policy. In Proc. of the 5th Intl. Conf. on Genetic Algorithms, pages 392-399, 1993.
4. E. Berg and E. Hagersten. StatCache: A Probabilistic Approach to Efficient and Accurate Data Locality Analysis. In Proc. of the IEEE Intl. Symp. on Performance Analysis of Systems and Software, pages 20-27, 2004.
5. L. Bostock and S. Chandler. Pure Mathematics 2. Stanley Thornes (Publishers) Ltd., 1979.
6. C. Cascaval, L. DeRose, D. A. Padua, and D. Reed. Compile-Time Based Performance Prediction. In Proc. of the 12th Intl. Workshop on Languages and Compilers for Parallel Computing, pages 365-379, 1999.
7. C. Cascaval and D. A. Padua. Estimating cache misses and locality using stack distances. In Proc.of the 17th Intl. Conf. on Supercomputing, pages 150-159, 2003.
8. D. Chandra, F. Guo, S. Kim, and Y. Solihin. Predicting Inter-Thread Cache Contention on a Chip Multiprocessor Architecture. In Proc. of the 11th Intl. Symp. on High Performance Computer Architecture, pages 340-351, 2005.
9. P. G. Emma. Understanding some simple processor -performance limits. IBM Journal of Research and Development, 41(3):215-232, 1997.
10. S. Ghosh, M. Martonosi, and S. Malik. Cache miss equations: an analytical representation of cache misses. In Proc.of the 11th Intl. Conf. on Supercomputing, pages 317-324, 1997.
11. IBM. IBM Power4 System Architecture White Paper, 2002.
12. J. Renau, et al. SESC. http://sesc.sourceforge.net, 2004.
13. M. Kharbutli, K. Irwin, Y. Solihin, and J. Lee. Using Prime Numbers for Cache Indexing to Eliminate Conflict Misses. In Proc.of the Intl. Symp. on High Performance Computer Architecture, pages 288-299, 2004.
14. R. E. Ladner, J. D. Fix, and A. LaMarca. Cache performance analysis of traversals and random accesses. In Proc. of the ACM-SIAM Symp. on Discrete algorithms, pages 613-622, 1999.
15. W.-F. Lin and S. Reinhardt. Predicting Last-Touch References under Optimal Replacement. University of Michigan Tech. Rep. CSE-TR-447-02, 2002.
16. R. L. Mattson, J. Gecsei, D. Slutz, and I. Traiger. Evaluation Techniques for Storage Hierarchies. IBM Systems Journal, pages 78-117, 9(2), 1970.
17. NASA. NAS Parallel Benchmark. http://www.nas.nasa.gov/Pubs/TechReports/ NASreports/NAS-98-009/, 1998.
18. R. W. Quong. Expected i-cache miss rates via the gap model. In Proc. of Intl. Symp. on Computer Architecture, pages 372-383, 1994.
19. S. Sen, S. Chatterjee, and N. Dumir. Towards a theory of cache-efficient algorithms. Journal of the ACM, 49(6):828-858, 2002.
20. J. P. Singh, H. S. Stone, and D. F. Thiebaut. A model of workloads and its use in miss-rate prediction for fully associative caches. IEEE Trans. on Computers, 41(7):811-825, 1992.
21. Y. Solihin, J. Lee, and J. Torrellas. Automatic Code Mapping on an Intelligent Memory Architecture. IEEE Trans. on Computers: special issue on Advances in High Performance Memory Systems, 50(11):1248-1266, 2001.
22. G. E. Suh, S. Devadas, and L. Rudolph. Analytical cache models with applications to cache partitioning. In Proc. of Intl. Conf. on Supercomputing, pages 1-12, 2001.
23. G. E. Suh, S. Devadas, and L. Rudolph. A New Memory Monitoring Scheme for Memory-Aware Scheduling and Partitioning. In Proc. of Intl. Symp. on High Performance Computer Architecture, pages 117-126, 2002.
24. H. J. Wassermann, O. M. Lubeck, Y. Luo, and F. Bassetti. Performance Evaluation of the SGI Origin2000: A Memory-Centric Characterization of LANL ASCI Applications. In Proc. of Supercomputing, 1997.
25. W. Wong and J.-L. Baer. Modified LRU Policies for Improving Second-Level Cache Behavior. In Proc. of the Intl. Symp. on High Performance Computer Architecture, pages 49-60, 2000.