Ordered kronecker functional decision diagrams - A data structure for representation and manipulation of boolean functions

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 17, Issue 10, 1998, Pages 965-973

  Drechsler, Rolf ^a   Becker, Bernd ^a  

^a UNIVERSITY OF FREIBURG   (Germany)

Author keywords

Binary decision diagram (bdd); Boolean function; Decision diagram; Dynamic minimization; Logic synthesis; Verification

Indexed keywords

ALGORITHMS; BOOLEAN FUNCTIONS; DATA STRUCTURES; DECISION TABLES; DECISION THEORY;

BINARY DECISION DIAGRAM (BDD); ORDERED KRONECKER FUNCTIONAL DECISION DIAGRAMS (OKFDD);

COMPUTER AIDED LOGIC DESIGN;

EID: 0032182540     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/43.728917     Document Type: Article

References (29)

1. B. Becker and R. Drechsler, "How many decomposition types do we need?" in Proc. Eur. Design & Test Conf., Mar. 1995, pp. 438-443.
2. B. Becker, R. Drechsler, and M. Theobald, "On the implementation of a package for efficient representation and manipulation of functional decision diagrams," in Proc. IFIP WG 10.5 Workshop Applications of the Reed-Muller Expansion in Circuit Design, Sept. 1993, pp. 162-169.
3. _, "OKFDD's versus OBDD's and OFDD's," in Proc. ICALP, LNCS 944, Apr. 1995, pp. 475-486.
4. _, "On the expressive power of OKFDD's," Formal Methods Syst. Design, vol. 11, no. 1, pp. 5-21, May 1997.
5. B. Becker, R. Drechsler, and R. Werchner, "On the relation between BDD's and FDD's," Inform. Comput., vol. 123, no. 2, pp. 185-197, Dec. 1995.
6. B. Bollig, M. Löbbing, and I. Wegener, "Simulated annealing to improve variable orderings for OBDD's," in Proc. Int. Workshop Logic Synthesis, May 1995, pp. 5b:5.1-5.10.
7. B. Bollig, P. Savicky, and I. Wegener, "On the improvement of variable orderings for OBDD's," in Proc. IFIP Workshop Logic and Architecture Synthesis, Grenoble, France, Dec. 1994, pp. 71-80.
8. K. S. Brace, R. L. Rudell, and R. E. Bryant, "Efficient implementation of a BDD package," in Proc. Design Automation Conf., June 1990, pp. 40-45.
9. F. Brglez and H. Fujiwara, "A neutral netlist of 10 combinational circuits and a target translator in Fortran," in Proc. Int. Symp. Circuits and Systems, May 1985, pp. 663-698.
10. R. E. Bryant, "Graph-based algorithms for Boolean function manipulation," IEEE Trans. Comput., vol. C-35, pp. 677-691, Aug. 1986.
11. _, "Symbolic Boolean manipulation with ordered binary decision diagrams," AC, Comp. Surveys, vol. 24, pp. 293-318, 1992.
12. R. Drechsler and B. Becker, "Dynamic minimization of OKFDD's," in Proc. Int. Conf. Comp. Design, Oct. 1995, pp. 602-607.
13. _, "Sympathy: Fast exact minimization of fixed polarity Reed-Muller expressions for symmetric functions," in Proc. Eur. Design & Test Conf., Mar. 1995, pp. 91-97.
14. R. Drechsler, B. Becker, and A. Jahnke, "On variable ordering and decomposition type choice in OKFDD's," in Proc. IFIP Int. Conf. VLSI'95, Aug. 1995, pp. 805-810.
15. R. Drechsler, A. Sarabi, M. Theobald, B. Becker, and M. A. Perkowski, "Efficient representation and manipulation of switching functions based on ordered Kronecker functional decision diagrams," in Proc. Design Automation Conf., June 1994, pp. 415-419.
16. R. Drechsler, M. Theobald, and B. Becker, "Fast OFDD based minimization of fixed polarity Reed-Muller expressions," in Proc. Eur. Design Automation Conf., Sept. 1994, pp. 2-7.
17. S. J. Friedman and K. J. Supowit, "Finding the optimal variable ordering for binary decision diagrams," in Proc. Design Automation Conf., June 1987, pp. 348-356.
18. H. Fujii, G. Ootomo, and C. Hori, "Interleaving based variable ordering methods for ordered binary decision diagrams," in Proc. Int. Conf. CAD, Nov. 1993, pp. 38-41.
19. M. Fujita, Y. Matsunaga, and T. Kakuda, "On variable ordering of binary decision diagrams for the application of multi-level synthesis," in Proc. Eur. Conf. Design Automation, Mar. 1991, pp. 50-54.
20. P. Ho and M. A. Perkowski, "Free Kronecker decision diagrams and their application to Atmel 6000 FPGA mapping," in Proc. Eur. Design Automation Conf., Sept. 1994, pp. 8-13.
21. U. Kebschull, E. Schubert, and W. Rosenstiel, "Multilevel logic synthesis based on functional decision diagrams," in Proc. Eur. Conf. Design Automation, Mar. 1992, pp. 43-47.
22. S. Minato, "Zero-suppressed BDD's for set manipulation in combinational problems," in Proc. Design Automation Conf., June 1993, pp. 272-277.
23. S. Minato, N. Ishiura, and S. Yajima, "Shared binary decision diagrams with attributed edges for efficient Boolean function manipulation," in Proc. Design Automation Conf., June 1990, pp. 52-57.
24. D. Möller, P. Molitor, and R. Drechsler, "Symmetry based variable ordering for ROBDD's," in IFIP Workshop Logic and Architecture Synthesis, Dec. 1994, pp. 47-53.
25. S. Panda and F. Somenzi, "Who are the variables in your neighborhood," in Proc. Int. Conf. CAD, Nov. 1995, pp. 74-77.
26. S. Panda, F. Somenzi, and B. F. Plessier, "Symmetry detection and dynamic variable ordering of decision diagrams," in Proc. Int. Conf. CAD, Nov. 1994, pp. 628-631.
27. R. Rudell, "Dynamic variable ordering for ordered binary decision diagrams," in Proc. Int. Conf. CAD, Nov. 1993, pp. 42-47.
28. T. Sasao, Logic Synthesis and Optimization. Norwell, MA: Kluwer Academic, 1993.
29. I. Schaefer, M. A. Perkowski, and H. Wu, "Multilevel logic synthesis for cellular FPGA's based on orthogonal expansions," in Proc. IFIP WG 10.5 Workshop Applications of the Reed-Muller Expansion in Circuit Design, Sept. 1993, pp. 42-51.