Improving PCM endurance with randomized address remapping in hybrid memory system

Proceedings - IEEE International Conference on Cluster Computing, ICCC

Volumn , Issue , 2011, Pages 503-507

  Wu, Gang ^a   Gao, Jian ^a   Zhang, Huxing ^a   Dong, Yaozu ^b  

^a SHANGHAI JIAO TONG UNIVERSITY   (China)

^b INTEL CORPORATION   (China)

Author keywords

Address Remapping; Endurance; Malicious Attack; Phase Change Memory; Security

Indexed keywords

ACCESS TIME; CACHE MECHANISM; HIGH SCALABILITIES; HYBRID MEMORIES; MAIN MEMORY; MALICIOUS ATTACK; PHASE CHANGE; REGION-BASED; REMAPPING; SECURITY; SET ASSOCIATIVE CACHE; STATIC MAPPING; STORAGE CELLS;

CLUSTER COMPUTING; DURABILITY; DYNAMIC RANDOM ACCESS STORAGE; MAPPING; MEMORY ARCHITECTURE; NETWORK SECURITY; PHASE CHANGE MEMORY;

CACHE MEMORY;

EID: 80955167917     PISSN: 15525244     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/CLUSTER.2011.62     Document Type: Conference Paper

References (16)

1. M. K. Qureshi, V. Srinivasan, and J. A. Rivers, "Scalable high performance main memory system using phase-change memory technology,"in Proceedings of the 36th ISCA, 2009, pp. 24-33.
2. M. K. Qureshi, J. Karidis, M. Franceschini, V. Srinivasan, L. Lastras, and B. Abali, "Enhancing lifetime and security of pcm-based main memory with start-gap wear leveling," in Proceedings of the 42nd Micro, 2009, pp. 14-23.
3. P. Zhou, B. Zhao, J. Yang, and Y. Zhang, "A durable and energy efficient main memory using phase change memory technology," in Proceedings of the 36th ISCA, 2009, pp. 14-23.
4. A. Seznec, "A phase change memory as a secure main memory,"IEEE Computer Architecture Letters, vol. 9, pp. 5-8, 2010.
5. M. K. Qureshi, A. Seznec, L. Lastras, and M. Franceschini, "Practical and secure pcm systems via online attack detection," in Proceedings of the 17th HPCA, 2011.
6. B.-D. Yang, J.-E. Lee, J.-S. Kim, J. Cho, S.-Y. Lee, and B.-G. Yu, "A low power phase-change random access memory using a data-comparison write scheme," in ISCAS, 2007, pp. 3014-3017.
7. B. C. Lee, E. Ipek, O. Mutlu, and D. Burger, "Architecting phase change memory as a scalable DRAM alternative," in Proceedings of the 36th ISCA, 2009, pp. 2-13.
8. C.-G. Hwang, "Semiconductor memories for IT era," in ISSCC, 2002, vol. 1, pp. 24-27.
9. M. K. Qureshi, M. Franceschini, and L. A. Lastras-Montaño, "Improving read performance of phase change memories via write cancellation and write pausing," in Proceedings of the 16th HPCA, 2010, pp. 1-11.
10. F. Bedeschi, R. Fackenthal, C. Resta, E.M. Donze, M. Jagasivamani, E. Buda, F. Pellizzer, D. Chow, A. Cabrini, G.M.A. Calvi, R. Faravelli, A. Fantini, G. Torelli, Duane Mills, R. Gastaldi, and G. Casagrande, "A multi-level-cell bipolar-selected phase-change memory," in ISSCC, 2008, pp. 428-625.
11. S. Raoux, G. W. Burr, M. J. Breitwisch, C. T. Rettner, Y. c. Chen, R. M. Shelby, M. Salinga, D. Krebs, S. h. Chen, H. l. Lung, and C. H. Lam, "Phase-change random access memory: A scalable technology,"2008.
12. N. H. Seong, D. H. Woo, and H. S. Lee, "Security refresh: prevent malicious wear-out and increase durability for phase-change memory with dynamically randomized address mapping," in Proceedings of the 37th ISCA, 2010, pp. 383-394.
13. S. Cho and H. Lee, "Flip-n-write: a simple deterministic technique to improve PRAM write performance, energy and endurance," in Proceedings of the 42nd Micro, 2009, pp. 347-357.
14. P. Mangalagiri, K. Sarpatwari, A. Yanamandra, V. Narayanan, Y. Xie, M. J. Irwin, and O. A. Karim, "A low-power phase change memory based hybrid cache architecture," in Proceedings of the 18th ACM Great Lakes Symposium on VLSI, 2008, pp. 395-398.
15. M. K. Qureshi, M. M. Franceschini, L. A. Lastras-Montaño, and J. P. Karidis, "Morphable memory system: a robust architecture for exploiting multi-level phase change memories," in Proceedings of the 37th ISCA, 2010, pp. 153-162.
16. P. Machanick, "The case for SRAM main memory," ACM SIGARCH Computer Architecture News, vol. 24, pp. 23-30, 1996.