FSM-controlled architectures for linear invasion

Proceedings - 17th IFIP International Conference on Very Large Scale Integration, VLSI-SoC 2009

Volumn , Issue , 2009, Pages 59-64

  Arifin, Farhadur ^a   Membarth, Richard ^a   Amouri, Abdulazim ^a   Hannig, Frank ^a   Teich, Jürgen ^a  

^a UNIVERSITY OF ERLANGEN NUREMBERG   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

ARCHITECTURE; MULTIPROCESSING SYSTEMS; SYSTEM-ON-CHIP;

CONTROLLED ARCHITECTURE; INVASIVE COMPUTING; MASSIVELY PARALLELS; MULTI PROCESSOR ARCHITECTURE; NOVEL CONCEPT; RECONFIGURABLE; RESOURCE EFFICIENCIES; SELF-ORGANIZING BEHAVIOR;

VLSI CIRCUITS;

EID: 80555145039     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/VLSISOC.2009.6041331     Document Type: Conference Paper

References (16)

1. J. Held, J. Bautista, and S. Koehl, "From a Few Cores to Many: A Tera-Scale Computing Research Overview," Research at Intel white paper, 2006.
2. K. Asanovic, R. Bodik, B. Catanzaro, J. Gebis, P. Husbands, K. Keutzer, D. Patterson, W. Plishker, J. Shalf, S. Williams et al., "The Landscape of Parallel Computing Research: A View from Berkeley," Electrical Engineering and Computer Sciences, University of California at Berkeley, Technical Report No. UCB/EECS-2006-183, December, vol. 18, no. 2006-183, p. 19, 2006.
3. F. Hannig, H. Dutta, and J. Teich, "Mapping a Class of Dependence Algorithms to Coarse-Grained Reconfigurable Arrays: Architectural Parameters and Methodology," International Journal of Embedded Systems, vol. 2, no. 1, pp. 114-127, 2006.
4. F. Hannig and J. Teich, "Resource Constrained and Speculative Scheduling of an Algorithm Class with Run-Time Dependent Conditionals," in 15th IEEE International Conference on Application-Specific Systems, Architectures and Processors, 2004. Proceedings, 2004, pp. 17-27.
5. J. Teich, "Invasive Algorithms and Architectures," it - Information Technology, vol. 50, no. 5, pp. 300-310, 2008.
6. D. Kissler, F. Hannig, A. Kupriyanov, and J. Teich, "A Highly Parameterizable Parallel Processor Array Architecture," in Proceedings of the IEEE International Conference on Field Programmable Technology (FPT). Bangkok, Thailand: IEEE, Dec. 2006, pp. 105-112.
7. S. Borkar, "Thousand Core Chips: A Technology Perspective," in Proceedings of the 44th Annual Conference on Design Automation. ACM New York, NY, USA, 2007, pp. 746-749.
8. F. Thoma, M. Kuhnle, P. Bonnot, E. Panainte, K. Bertels, S. Goller, A. Schneider, S. Guyetant, E. Schuler, K. Muller-Glaser et al., "MORPHEUS: Heterogeneous Reconfigurable Computing," in Field Programmable Logic and Applications, 2007. FPL 2007. International Conference on, 2007, pp. 409-414.
9. Z. Yu, M. Meeuwsen, R. Apperson, O. Sattari, M. Lai, J. Webb, E. Work, D. Truong, T. Mohsenin, and B. Baas, "AsAP: An Asynchronous Array of Simple Processors," IEEE Journal of Solid-State Circuits, vol. 43, no. 3, pp. 695-705, 2008.
10. S. Banerjee, E. Bozorgzadeh, and N. Dutt, "Exploiting Application Data-Parallelism on Dynamically Reconfigurable Architectures: Placement and Architectural Considerations," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 17, no. 2, pp. 234-247, 2009.
11. J. Resano, D. Mozos, and F. Catthoor, "A Hybrid Prefetch Scheduling Heuristic to Minimize at Run-Time the Reconfiguration Overhead of Dynamically Reconfigurable Hardware [Multimedia Applications]," in Design, Automation and Test in Europe, 2005. Proceedings, 2005, pp. 106-111.
12. C. Bobda, A. Majer, A. Ahmadinia, T. Haller, A. Linarth, and J. Teich, "The Erlangen Slot Machine: Increasing Flexibility in FPGA-Based Reconfigurable Platforms," in 2005 IEEE International Conference on Field-Programmable Technology, 2005. Proceedings, 2005, pp. 37-42.
13. D. Fey and D. Schmidt, "Marching-Pixels: A new Organic Computing Paradigm for Smart Sensor Processor Arrays," in Proceedings of the 2nd Conference on Computing Frontiers. ACM New York, NY, USA, 2005, pp. 1-9.
14. A. Bouajila, J. Zeppenfeld, W. Stechele, A. Herkersdorf, A. Bernauer, O. Bringmann, and W. Rosenstiel, "Organic Computing at the System on Chip Level," in Proceedings of the IFIP International Conference on Very Large Scale Integration of System on Chip (VLSI-SoC 2006), 2006, pp. 338-341.
15. W. Trumler, A. Pietzowski, B. Satzger, and T. Ungerer, "Adaptive Self-Optimization in Distributed Dynamic Environments," in Proceedings of the First International Conference on Self-Adaptive and Self-Organizing Systems. IEEE Computer Society Washington, DC, USA, 2007, pp. 320-323.
16. P. Palatin and O. Temam, "CAPSULE: Hardware-Assisted Parallel Execution of Component-Based Programs," IEEE Computer Society Washington, DC, USA, pp. 247-258, 2006.