The Erlangen slot machine: Increasing flexibility in FPGA-based reconfigurable platforms

Proceedings - 2005 IEEE International Conference on Field Programmable Technology

Volumn 2005, Issue , 2005, Pages 37-42

  Bobda, Christophe ^a   Majer, Mateusz ^a   Ahmadinia, Ali ^a   Haller, Thomas ^a   Linarth, André ^a   Teich, Jürgen ^a  

^a UNIVERSITY OF ERLANGEN NUREMBERG   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

COMMUNICATION SYSTEMS; INTERMODULATION; MODULA (PROGRAMMING LANGUAGE); RELOCATION; SLOTTING MACHINES; RECONFIGURABLE HARDWARE;

ERLANGEN SLOT MACHINE (ESM); INTERMODULE COMMUNICATION STRUCTURES; PROGRAMMABLE CROSSBARS; RELOCATION OF MODULES;

FIELD PROGRAMMABLE GATE ARRAYS; FIELD PROGRAMMABLE GATE ARRAYS (FPGA);

COMMUNICATION STRUCTURES; INTER-MODULE COMMUNICATION; RECONFIGURABLE PLATFORMS;

EID: 33750586238     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FPT.2005.1568522     Document Type: Conference Paper

References (12)

1. A. Ahmadinia, C. Bobda, S. Fekete, J. Teich, and J. van der Veen, "Optimal routing-conscious dynamic placement for reconfigurable devices," in Proceedings of International Conference on Field-Programmable Logic and Applications (FPL), ser. Lecture Notes in Computer Science (LNCS), vol. 3203. Antwerp, Belgium: Springer, Aug. 2004, pp. 847-851.
2. K. Bazargan, R. Kastner, and M. Sarrafzadeh, "Fast template placement for reconfigurable computing systems," IEEE Design and Test of Computers, vol. 17, no. 1, pp. 68-83, 2000.
3. RC2000 Development Board, Celoxica Ltd., 2004, http://www.celoxica.com/products/boards/rc2000.asp.
4. X. Corp, http://www.xess.com.
5. I. Nallatech, http://www.nallatech.com.
6. ADM-XRC-II Xilinx Virtex-II PMC, Alpha Data Ltd., 2002, http://www.alpha-data.com/adm-xrc-ii.html.
7. M. Platzner and L. Thiele, "XFORCES - executives for reconfigurable embedded systems," http://www.ee.ethz.ch/platzner.
8. C. Steiger, H. Walder, M. Platzner, and L. Thiele, "Online scheduling and placement of real-time tasks to partially reconfigurable devices," in Proceedings of the 24th International Real-Time Systems Symposium (RTSS'03), December 2003.
9. U. R. H. Kalte, M. Porrmann, "A prototyping platform for dynamically reconfigurable system on chip designs," in Proceedings of the IEEE Workshop Heterogeneous reconfigurable Systems on Chip (SoC), Hamburg, Germany, Sept. 2002.
10. A. Ahmadinia, J. Ding, C. Bobda, and J. Teich, "Design and implementation of reconfigurable multiple bus on chip (rmboc)," University of Erlangen-Nuremberg, Department of CS 12, Hardware-Software-Co-Design, Tech. Rep. 02-2004, Nov. 2004.
11. H. A. ElGindy, A. K. Somani, H. Schrder, H. Schmeck, and A. Spray, "Rmb - a reconfigurable multiple bus network," in Proceedings of the Second International Symposium on High-Performance Computer Architecture (HPCA-2), San Jose, California, Feb. 1996, pp. 108-117.
12. R. Vaidyanathan and J. L. Trahan, Dynamic Reconfiguration: Architectures and Algorithms. IEEE Computer Society, 2003.