Design of a low-area, high-throughput LDPC decoder using shared memory banks for DVB-S2

IEEE Transactions on Consumer Electronics

Volumn 55, Issue 2, 2009, Pages 850-854

  Park, Chang Soo ^a   Kim, Seong Woon ^a   Hwang, Sun Young ^a  

^a Sogang University   (South Korea)

Author keywords

DVB S2; European satellite digital TV; LDPC codes; Memory bank; Tanner graph

Indexed keywords

DVB-S2; EUROPEAN SATELLITE DIGITAL TV; LDPC CODES; MEMORY BANK; TANNER GRAPH;

ARCHITECTURAL DESIGN; BLOCK CODES; COMPUTER GRAPHICS; DECODING; MATRIX ALGEBRA; MULTIMEDIA SYSTEMS; SATELLITES; STANDARDS; TELEVISION BROADCASTING;

DIGITAL TELEVISION;

EID: 68949186589     PISSN: 00983063     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCE.2009.5174465     Document Type: Article

References (13)

1. ETSI, Digital Video Broadcasting (DVB); Second Generation Framing Structure, Channel Coding and Modulation Systems for Broadcasting,0 Interactive Services, News Gathering and other Broad-band Satellite Applications : EN 302 307 V1.1.1, June 2004.
2. A. Morello and V. Mignone, "DVB-S2: The Second Generation Standard for Satellite Broad-band Services," Proceedings of the IEEE, vol. 94, no. 1, pp. 210-227, Jan. 2006.
3. R. Gallager, Low-Density Parity-Check Codes, MIT Press : Cambridge, MA, 1963.
4. D. MacKay and R. Neal, "Near Shannon Limit Performance of Low Density Parity Check Codes," Electronics Letters, IEE, vol. 32, no. 18, pp. 1645-1646, Aug. 1996.
5. R. Tanner, "A Recursive Approach to Low Complexity Codes," IEEE Trans. Information Theory, vol. 27, no. 5, pp. 533-547, Sept. 1981.
6. D. MacKay, " Good Error-correcting Codes Based on Very Sparse Matrices, " IEEE Trans. Information Theory, vol. 45, no. 2, pp. 399-431, Mar. 1999.
7. C. Howland and A. Blanksby, "A 690-mW 1-Gb/s 1024-b, rate-1/2 Low-Density Parity-Check Code Decoder," IEEE Journal of Solid-State Circuits, vol. 37, no. 3, pp. 404-1412, Mar. 2002.
8. T. Zhang and K. Parhi, "Joint (3,k)-regular LDPC Code and Decoder/ Encoder Design," IEEE Trans. Signal Processing, vol. 52, no. 4, pp. 1065-1079, Apr. 2004.
9. T. Zhang and K. Parhi, "A 54 Mbps (3,6) - Regular FPGA LDPC Decoder," in Proc. IEEE SIPS, San Diego, CA, pp. 127-132, Oct. 2002.
10. E. Yeo and V. Anantharam, "Iterative Decoder Architecture," IEEE Communications, vol. 41, no. 8, pp. 132-140, Aug. 2003.
11. F. Kienle, T. Brack, and N. Wehn, "A Synthesizable IP Core for DVBS2 LDPC Code Decoding," in Proc. DATE, Munich, Germany, pp. 100-105, Mar. 2005.
12. P. Urard, L. Paumier, P. Georgelin, T. Michel, V. Lebars, E. Yeo, and B. Gupta, "A 135 Mbps DVB-S2 Compliant Codec Based on 64,800-bit LDPC and BCH codes," in Proc. DAC, Anaheim, CA, pp. 547-548, June 2005.
13. J. Dielissen, A. Hekstra, and V. Berg, "Low Cost LDPC Decoder for DVB-S2," in Proc. DATE, Munich, Germany, pp. 6-10, Mar. 2006.