Design of multistandard channelization accelerators for software defined radio handsets

IEEE Transactions on Signal Processing

Volumn 59, Issue 10, 2011, Pages 4767-4780

  Michael, Navin ^a   Vinod, A P ^a   Moy, Christophe ^b   Palicot, Jacques ^b  

^a NANYANG TECHNOLOGICAL UNIVERSITY   (Singapore)

^b IETR   (France)

Author keywords

Baseband; digital filters; software radio

Indexed keywords

ACCELERATOR DESIGN; ARBITRARY NUMBER; AREA EFFICIENT; BASE BANDS; DEDICATED HARDWARE; MOBILE HANDSETS; MULTI-STANDARD; POWER EFFICIENCY; POWER EFFICIENT; SILICON AREA; SMALL FORM FACTORS; SOFTWARE IMPLEMENTATION; SOFTWARE RADIO; SOFTWARE-DEFINED RADIOS; WIRELESS STANDARDS;

APPROXIMATION THEORY; DIGITAL FILTERS; DIGITAL RADIO; FILTER BANKS; RADIO; STANDARDS; TELEPHONE SETS;

ACCELERATION;

EID: 80052925194     PISSN: 1053587X     EISSN: None     Source Type: Journal    
DOI: 10.1109/TSP.2011.2161301     Document Type: Article

References (49)

1. C. H. Stapper, "The effects of wafer to wafer defect density variations on integrated circuit defect and fault distributions," IBM J. Res. Develop., vol. 29, no. 1, pp. 87-97, Jan. 1985. (Pubitemid 16522999)
2. V. Rodriguez, C. Moy, and J. Palicot, "Install or invoke?: The optimal tradeoff between performance and cost in the design of multi-standard reconfigurable radios," Wiley InterSci. Wireless Commun. Mobile Comput. J., vol. 7, no. 9, pp. 1143-1156, 2007. (Pubitemid 350044691)
3. J. Mitola, "The software radio archtitecture," IEEE Commun. Mag., vol. 33, no. 5, pp. 26-69, 1995.
4. J. A. Kilpatrick, R. J. Cyr, E. L. Org, and G. Dawe, "New SDR architecture enables ubiquitous data connectivity," RF and Microw. Technol. Design Eng., Jan. 2006.
5. J. M. Rabaey, "Silicon platforms for the next generation wireless systems- What role does reconfigurable hardware play?," in Proc. The Roadmap to Reconfigurable Computing, 10th Int. Workshop on Field- Programmale Logic and Applications, 2000, pp. 277-285.
6. Y. Neuvo, "Cellular phones as embedded systems," in Proc. IEEE Int. Solid-State Circuits Conf., Feb. 2004, vol. 1, pp. 32-37.
7. M. Eteläperä and J. P. Soininen, "4G Mobile Terminal Architecture," VTTTech. Rep., Nov.-Oct. 2007.
8. W. Wolf, A. A. Jerraya, and G. Martin, "Multiprocessor System-on- Chip (MPSoC) Technology," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 27, no. 10m, pp. 1701-1713, Oct. 2008.
9. C. H. van Berkel, "Multi-core for mobile phones," in Proc. Design, Autom. Test in Eur. Conf. (DATE'09), Apr. 2009, pp. 1260-1265.
10. T. Hentschel, M. Henker, and G. P. Fettweis, "The digital front-end of software radio terminals," IEEE Pers. Commun., vol. 6, no. 4, pp. 40-46, Aug. 1999.
11. Y. Shin, S. Heo, H. Kim, and J. Choi, "Supply switching with ground collapse: Simultaneous control of subthreshold and gate leakage current in nanometer-scale CMOS circuits," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 15, no. 7, pp. 758-766, Jul. 2007. (Pubitemid 47000352)
12. A. P. Vinod and E. M. K. Lai, "On the implementation of efficient channel filters for wideband receivers by optimizing common subexpression elimination methods," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 24, no. 2, pp. 295-304, Feb. 2005. (Pubitemid 40178527)
13. M. Potkonjak et al., "Multiple constant multiplications: Efficient and versatile framework and algorithms for exploring common subexpression elimination," IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 15, no. 2, pp. 151-165, 1996.
14. A. G. Dempster and M. D. Macleod, "Use of minimum-adder multiplier blocks in FIR digital filters," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 42, no. 9, pp. 569-577, Sep. 1995.
15. Y. Voronenko and M. Püschel, "Multiplierless multiple constant multiplication," ACM Trans. Algorithms, vol. 3, no. 2, 2007.
16. C. H. Chang, J. Chen, and A. P.Vinod, "Information theoretic approach to complexity reduction of FIR filter design," IEEE Trans. Circuits Syst. I, vol. 55, no. 8, pp. 2310-2321, Sep. 2008.
17. N. Michael, A. P. Vinod, C. Moy, and J. Palicot, "Design paradigm for standard agnostic channelization in flexible mobile radios," in Proc. IEEE Int. Symp. Circuits Syst., Paris, France, May-Jun. 2010.
18. K. Uyttenhove and M. Steyaert, "Speed-power-accuracy trade off in high speed ADC's," IEEE Trans. Circuits Syst. II, vol. 4, pp. 247-257, Apr. 2002.
19. A. Rusu, A. Borodenkov, M. Ismail, and H. Tenhunen, "A triple-mode sigma-delta modulator for multi-standard wireless radio receivers," Analog Integr. Circuits Signal Process., vol. 47, no. 2, pp. 113-124, May 2006.
20. A. Silva, N. H. Horta, and J. G. Guilherme, "Reconfigurable multimode sigma-delta modulator for 4G mobile terminals," Integr., The VLSI J., vol. 42, no. 1, pp. 34-46, Jan. 2009.
21. O. Shoaei, "Continuous-time delta-sigma A/D converters for high speed applications," Ph.D. dissertation, Carleton Univ., Ottawa, Canada, 1995.
22. K. Gentile, Digital Pulse Shaping Filter Basics Analog Devices, Appl. Note, AN-992, pp. 1-12.
23. T. S. Rappaport, Wireless Communications-Principles and Practice, 2nd ed. New Delhi, India: Prentice-Hall, 2004.
24. L. R. Rabiner, Multirate Digital Signal Processing. Upper Saddle River, NJ: Prentice-Hall, PTR, 1996.
25. M. Bellanger, "On computational complexity in digital filters," in Proc.The Eurioeab Conf. Circuit Theory Design, Aug. 1981, pp. 58-63.
26. N. S. Kim et al., "Leakage current: Moore's law meets static power," Computer, vol. 36, no. 12, pp. 68-75, Dec. 2003.
27. C. Xu et al., "Order-configurable programmable power efficient FIR filters," in Proc. Int. Conf. on High Perf. Comput., Dec. 1996, pp. 357-361.
28. E. B. Hogenauer, "An economical class of digital filters for decimation and interpolation," IEEE Trans. Acoust. Speech Signal Process., vol. ASSP-29, no. 2, pp. 155-162, Apr. 1981.
29. J. Vankka, Digital Synthesizers and Transmitters for Software Radio. New York: Springer-Verlag, 2005, pp. 239-257.
30. A. T. Erdogan and T. Arslan, "Low power FIR filter implementations based on coefficient ordering algorithm," in Proc. IEEE Comput. Soc. Ann. Symp. VLSI: Emerging Trends in VLSI Syst. Design, 2004, p. 226.
31. Synopsys In, DWfir. High-Speed Digital FIR Filter, Jun. 2009 [Online]. Available: https://www.synopsys.com/dw/doc.php/doc/dwf/datasheets/dw-fir.pdf.
32. T. K. Shahana et al., "Decimation filter design toolbox for multi-standard wireless transceivers usingMATLAB," Int. J. Signal Process., vol. 5, no. 2, p. 154, 2009.
33. C. J. Barrett, "Low-power decimation filter design for multi-standard," Univ. Calif., Berkeley, CA, Tech. Rep. No. UCB/ERL M97/88, 1997.
34. A. Ghazel, L. Naviner, and K. Grati, "On design and implementation of a decimation filter for multistandard wireless transceivers," IEEE Trans. Wireless Commun., vol. 1, no. 4, pp. 558-562, Oct. 2002. (Pubitemid 44934242)
35. Z. Tao and S. Signell, "Multi-standard delta-sigma decimation filter design," in Proc. IEEE Asia Pacific Conf. Circuits Syst., Dec. 2006, pp. 1212-1215.
36. T. Hentschel and G. P. Fettweis, "Sample rate conversion for software radio," IEEE Commun. Mag., vol. 38, no. 8, pp. 142-150, Aug. 2000.
37. S. Mirabbasi and K. Martin, "IIR digital filter for decimation, channel selection, and square-root raised-cosine Nyquist filtering," in Proc. IEEE Int. Solid-State Circuits Conf., 2002, vol. 2, pp. 96-417.
38. Wireless Communications Specifications RF Cafe [Online]. Available: http://www.rfcafe.com/references/electrical/wireless-commspecs- new. htm
39. A. Tkacenko, "Variable sample rate conversion techniques for the Advanced Receiver," Interplanetary Netw. Progr. Rep., vol. 42-168, Feb. 15, 2007.
40. T. Hentschel and G. Fettweis, "Continuous-time digital filters for sample-rate conversion in reconfigurable radio terminals," Frequenz, vol. 55, pp. 185-188, 2001. (Pubitemid 33112799)
41. Y. Gao, L. Jia, J. Isoaho, and H. Tenhunen, "A comparison design of comb decimators for sigma-delta analog-to-digital converters," Analog Integr. Circuits Signal Process., vol. 22, pp. 51-60, 1999. (Pubitemid 32210805)
42. H. Aboushady et al., "Efficient polyphase decomposition of comb decimation filters in ε δ analog-to-digital converters," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 48, no. 10, pp. 898-903, Oct. 2001. (Pubitemid 34125099)
43. J. G. Proakis and D. G. Manolakis, Digital Signal Processing. New York: Pearson Education, 2004.
44. P. P. Vaidyanathan, Multirate Systems and Filter Banks. Englewood Cliffs, NJ: Prentice-Hall, PTR, 1993.
45. A. Rusu et al., "Reconfigurable ADCs enable smart radios for 4G wireless connectivity," IEEE Circuits Dev. Mag., vol. 22, no. 3, pp. 6-11, 2006. (Pubitemid 44111349)
46. M. Unser and M. Eden, "FIR approximations of inverse filters and perfect reconstruction filter banks," Signal Process., vol. 36, no. 2, pp. 163-174, Mar. 1994.
47. N. Michael, C. Moy, A. P. Vinod, and J. Palicot, "Area-power tradeoffs for flexible filtering in green radios," J. Commun. Netw., vol. 12, no. 2, pp. 158-167, Apr. 2010.
48. N. Michael, A. P. Vinod, C. Moy, and J. Palicot, "Area-efficient timeshared FIR filters in nanoscale CMOS," in Proc. IEEE Int. Conf. Green Circuits Syst., Jun. 2010, pp. 54-59.
49. H. Tarn, E. Hemphill, and D. Hawke, 3GPP LTE Digital Front End Reference Design, Xilinx Application Note XAPP1123 (v1.0), Oct. 2008.