Information theoretic approach to complexity reduction of FIR filter design

IEEE Transactions on Circuits and Systems I: Regular Papers

Volumn 55, Issue 8, 2008, Pages 2310-2321

  Chang, Chip Hong ^a   Chen, Jiajia ^a   Vinod, A P ^a  

^a NANYANG TECHNOLOGICAL UNIVERSITY   (Singapore)

Author keywords

Common subexpression elimination (CSE); Finiteimpulse response (FIR) digital filter; Graph; Information theory; Multiple constant multiplication

Indexed keywords

ADDERS; GRAPH ALGORITHMS; GRAPH STRUCTURES; GRAPH THEORY; IMPULSE RESPONSE; INFORMATION THEORY;

COMMON SUBEXPRESSION ELIMINATION; COMMON SUBEXPRESSION ELIMINATION ALGORITHM; CONDITIONAL PROBABILITIES; FINITE IMPULSE RESPONSE (FIR) DIGITAL FILTER; FINITE-IMPULSE RESPONSE DIGITAL FILTERS (FIR); GRAPH; INFORMATION-THEORETIC APPROACH; MULTIPLE CONSTANT MULTIPLICATIONS;

FIR FILTERS;

EID: 53249101777     PISSN: 10577122     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSI.2008.920090     Document Type: Article

References (34)

1. J. E. Gunn, K. Barron, and W. Ruczczyk, "A low-power DSP core-based software radio architecture," IEEE J. Sel. Areas Commun., vol. 17, no. 4, pp. 574-590, Apr. 1999.
2. H. Samueli and B. C. Wong, "A VLSI architecture for a high-speed all-digital quadrature modulator and demodulator for digital radio applications," IEEE. J. Sel. Areas Commun., vol. 8, no. 8, pp. 1512-1519, Oct. 1990.
3. A. P. Vinod and E. M. K. Lai, "On the implementation of efficient channel filters for wideband receivers by optimizing common subexpression elimination methods," IEEE Trans. Comput.-Aided Design Integr. Circuits, vol. 24, no. 2, pp. 295-304, Feb. 2005.
4. M. Potkonjak, M. B. Srivastava, and A. P. Chandrakasan, "Multiple constant multiplications: Efficient and versatile framework and algorithms for exploring common subexpression elimination," IEEE Trans. Circuits Syst. I, Fundam. Theory Appl., vol. 15, no. 2, pp. 151-165, Feb. 1996.
5. Y. J. Yu and Y. C. Lim, "Design of linear phase FIR filters in subexpression space using mixed integer linear programming," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 54, no. 10, pp. 2330-2338, Oct. 2007.
6. F. Xu, C. H. Chang, and C. C. Jong, "Design of low-complexity FIR filters based on signed-powers-of-two coefficients with reusable common subexpressions," IEEE Trans. Comput.-Aided Design Integr. Circuits vol. 26, no. 10, pp. 1898-1907, Oct. 2007.
7. R. Paško, P. Schaumont, V. Derudder, S. Vernalde, and D. Ďuračkovâ, "A new algorithm for elimination of common subexpressions," IEEE Trans. Comput.-Aided Design Integr. Circuits vol. 18, no. 1, pp. 58-68, Jan. 1999.
8. M. M. Peiro, E. I. Boemo, and L. Wanhammar, "Design of high-speed multiplierless filters using a nonrecursive signed common subexpression algorithm," IEEE Trans. Circuits Syst. II, vol. 49, no. 3, pp. 196-203, Mar. 2002.
9. R. I. Hartley, "Subexpression sharing in filters using canonic signed digit multipliers," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 43, no. 10, pp. 677-688, Oct. 1996.
10. R. Mahesh and A. P. Vinod, "A new common subexpression elimination algorithm for implementing low complexity FIR fillters in sofware defined radio receivers," in Proc. IEEE Int. Symp. Circuits Syst. Kos, Greece, May 2006, pp. 4515-4518.
11. C. H. Chang, J. Chen, and A. P. Vinod, "Maximum likelihood disjunctive decomposition to reduced multirooted DAG for FIR filter design," in Proc. IEEE Int. Symp. Circuits Syst., Kos, Greece, May 2006, pp. 613-616.
12. A. G. Dempster and M. D. Macleod, "Use of minimum-adder multiplier blocks in FIR digital filters," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 42, no. 9, pp. 569-577, Sep. 1995.
13. O. Gustafsson, A. G. Dempster, and L. Wanhammar, "Extended results for minimum-adder constant integer multipliers," in Proc. IEEE Int. Symp. Circuits and Syst., Scottsdale, AZ, USA, 2002, vol. 1, pp. I-73-I-76.
14. D. R. Bull and D. H. Horrocks, "Primitive operator digital filters," Proc. Inst. Elect. Eng. G, vol. 138, no. 3, pp. 401-412, Jun. 1991.
15. H. J. Kang and I. C. Park, "FIR filter synthesis algorithms for minimizing the delay and the number of adders," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 48, no. 8, pp. 770-777, Aug. 2001.
16. F. Xu, C. H. Chang, and C. C. Jong, "Modified reduced adder graph algorithm for multiplierless FIR filters," Electron. Lett., vol. 41, no. 6, pp. 302-303, 2005.
17. G. De Micheli, Systhesis and Optimization of Digital Circuits. New York: McGraw-Hill, 1994.
18. H. Samueli, "An improved search algorithm for the design of multiplierless FIR filters with powers-of-two coefficients," IEEE Trans. Circuits Syst., vol. 36, no. 7, pp. 1044-1047, Jul. 1989.
19. A. Yurdakul and G. Dundar, "Multiplierless realization of linear DSP transforms by using common two-term expressions," J. VLSI Signal Proecss., vol. 22, pp. 163-172, Sep. 1999.
20. O. Gustafsson and L. Wanhammar, "ILP modelling of the common subexpression sharing problem," in Proc. IEEE 9th Int. Conf. Electron., Circuits Syst., Sep. 2002, vol. 3, pp. 1171-1174.
21. F. Xu, C. H. Chang, and C. C. Jong, "Contention resolution algorithm for common subexpression elimination in digital filter design," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 52, no. 10, pp. 695-700, Oct. 2005.
22. C. Y. Yao, H. H. Chen, T. F. Lin, C. J. Chien, and C. T. Hsu, "A novel commom-subexpression-elimination method for synthesizing fixed-point FIR filter," IEEE Trans. Circuits Syst. I, Reg,. Papers, vol. 51, no. 11, pp. 2215-2221, Nov. 2004.
23. D. Miller, A. Rao, K. Rose, and A. Gersho, "A maximum entropy approach for optimal statistical classification," in Proc. IEEE Workshop Neural Netw. Signal Process., Aug./Sep. 1995, pp. 58-66.
24. E. Halperin and R. M. Karp, "The minimum-entropy set cover problem," Theor. Comput. Sci., vol. 348, no. 2, pp. 240-250, Dec. 2005.
25. A. I. Khinchin, Mathematical Foundations of Information Theory. New York: Dover, 1957.
26. A. P. Vinod and E. M.-K. Lai, "An efficient coefficient-partitioning algorithm for realizing low-complexity digital filters," IEEE Trans. Comput.-Aided Design Integr. Circuits, vol. 24, no. 12, pp. 1936-1946, Dec. 2005.
27. K. K. Parhi, VLSI Digital Signal Processing Systems: Design and Implementation. New York: Wiley-Interscience, 1999.
28. Y. C. Lim and S. Parker, "Discrete coefficient FIR digital filter design based upon an LMS criteria," IEEE Trans. Circuits Syst., vol. CAS-30, no. 10, pp. 723-739, Oct. 1983.
29. J. Laskowski and H. Samueli, "A 150-MHz 43-tap half-band FIR digital filter in 1.2 μm CMOS generated by silicon compiler," in Proc. IEEE Custom Integr. Circuits Conf., May 1992, pp. 11.4.1-11.4.4.
30. A. P. Vinod, E. M.-K. Lai, and P. K. Meher, "An improved common subexpression elimination method for realizing FIR filters with minimum logic operators and logic depth," Int. J. Circuits, Syst. Signal Process., 2007, submitted for publication.
31. T. Raita-Aho, T. Saramaki, and O. Vainio, "A digital filter chip for ECG signal processing," IEEE Trans. Instrum. Meas., vol. 43, no. 4, pp. 644-649, Aug. 1994.
32. A. G. Dempster, S. S. Demirsoy, and I. Kale, "Designing multiplier blocks with low logic depth," in Proc. IEEE Int. Symp. Circuits Syst., Phoenix, AZ, May 2002, vol. 5, pp. 773-776.
33. Y. Wang and K. Roy, "CSDC: A new complexity reduction technique for multiplierless implementation of digital FIR filters," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 52, no. 9, pp. 1845-1853, Sep. 2005.
34. J. G. Prokias and D. G. Manolakis, Digital Signal Processing Principles, Algorithms, and Applications. Upper Saddle River, NJ: Prentice-Hall. 1998.