Comparison design of comb decimators for sigma-delta analog-to-digital converters

Analog Integrated Circuits and Signal Processing

Volumn 22, Issue 1, 2000, Pages 51-60

  Gao, Yonghong ^b   Jia, Lihong ^a   Isoaho, Jouni ^a   Tenhunen, Hannu ^a  

^a ROYAL INSTITUTE OF TECHNOLOGY   (Sweden)

^b Royal Institute of Technology ^*

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; RECURSIVE FUNCTIONS;

COMB DECIMATOR; NON-RECURSIVE ALGORITHM; RECURSIVE ALGORITHM;

DELTA SIGMA MODULATION;

EID: 0033640445     PISSN: 09251030     EISSN: None     Source Type: Journal    
DOI: 10.1023/A:1008372010560     Document Type: Article

References (12)

1. J. C. Candy and G. C. Ternes, Oversampling Delta-Sigma Data Converters: Theory, Design and Simulation. IEEE Press, 1992.
2. S. Lawson, "Wave digital filters boost DSP applications." IEEE Circuits and Devices Magazine 8(4), pp. 27-31, 1992.
3. A. M. Marques, V. Peluso, M. S. J. Steyaert, and W. Sansen, "A 15-b resolution 2-MHz Nyquist rate DS ADC in a 1-mm CMOS technology." IEEE Journal of Solid-State Circuits 33(7), pp. 1065-1075, 1998.
4. E. B. Hogenauer, "An economical class of digital filters for decimation and interpolation." IEEE Trans. on Acoustics, Speech and Signal Processing ASSP-29(2), pp. 155-162, 1981.
5. A. Y. Kwentus, Z. Jiang, and A. N. Willson Jr., "Application of filter sharpening to cascaded integrator-comb decimation filters." IEEE Trans. on Signal Processing 45(2), pp. 457-467, 1997.
6. E. N. Farag, R.-H. Yan, and M. I. Elmasry, "A programmable power-efficient decimation filter for software radios," in Proc. Int. Symp. Low Power Electronics and Design, pp. 68-71, 1997.
7. R. E. Crochiere and L. R. Rabiner, Multirate Digital Signal Processing. Prentice-Hall, Inc., 1983.
8. T. Saramaki and H. Tenhunen, "Efficient VLSI-realizable decimators for sigma-delta analog-to-digital converters," in IEEE Proc. ISCAS'88, pp. 1525-1528, 1988.
9. E. Dijkstra, O. Nys, C. Piguet and M. Degrauwe, "On the use of modulo arithmetic comb filters in sigma delta modulators," in IEEE Proc. ICASSP'88, pp. 2001-2004, 1988.
10. B. P. Brandt and B. A. Wooley, "A low-power, area-efficient digital filter for decimation and interpolation." IEEE Journal of Solid-State Circuits 29(6), pp. 679-687, 1994.
11. T. Karema, T. Husu, and H. Tenhunen, "A filter processor for interpolation and decimation," in Proc. IEEE Custom Integrated Circuit Conference, Boston, USA, pp. 19.2.1-19.2.4, 1992.
12. J. Yuan and C. Svensson, "New single-clock CMOS latches and flipflops with improved speed and power savings." IEEE Journal of Solid-State Circuits 32(1), pp. 62-69, 1997.