Reconfigurable multi-mode sigma-delta modulator for 4G mobile terminals

Integration, the VLSI Journal

Volumn 42, Issue 1, 2009, Pages 34-46

  Silva, Artur ^a,b   Guilherme, Jorge ^b,c   Horta, Nuno ^a,b  

^a INSTITUTO SUPERIOR TÉCNICO   (Portugal)

^b INSTITUTO DE TELECOMUNICAÇÕES   (Portugal)

^c Escola Superior de Tecnologia de Tomar   (Portugal)

Author keywords

Analog to digital converter; Multi standard; Reconfigurable; Sigma delta modulator

Indexed keywords

CELLULAR TELEPHONE SYSTEMS; COMMUNICATION SYSTEMS; DELTA MODULATION; DELTA SIGMA MODULATION; MOBILE COMPUTING; MOBILE TELECOMMUNICATION SYSTEMS; MODULATION; NETWORKS (CIRCUITS); RADIO BROADCASTING; STANDARDS;

ANALOG-TO-DIGITAL CONVERTER; COMMUNICATIONS STANDARDS; DESIGN ISSUES; FLEXIBLE ARCHITECTURES; FOURTH GENERATIONS (4G); MOBILE COMMUNICATION SYSTEMS; MOBILE TERMINALS; MULTI-STANDARD; OPERATION MODES; PROPOSED ARCHITECTURES; RECONFIGURABLE; SIGMA DELTAS; SIGMA-DELTA MODULATOR; SWITCHED-CAPACITOR CIRCUITS;

MODULATORS;

EID: 56349118361     PISSN: 01679260     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.vlsi.2008.07.004     Document Type: Article

References (38)

1. Evans B.G., and Baughan K. Visions of 4G. Electron. Commun. Eng. J. 12 (2000) 293-303
2. Atallah J.G., and Ismail M. Future 4G front-ends enabling smooth vertical handoversaper. IEEE Circuits Devices Mag. 22 (2006) 6-15
3. Frattasi S., Fathi H., Fitzek F.H.P., Prasad R., and Katz M.D. Defining 4G technology from the user's perspective. IEEE Network 20 (2006) 35-41
4. Hui S.Y., and Yeung K.H. Challenges in the migration to 4G mobile systems. IEEE Commun. Mag. 41 (2003) 54-59
5. J. Craninckx, et al., A fully reconfigurable software-defined radio transceiver in 0.13 μm CMOS, in: Proceedings of the ISSCC, 2007, pp. 346-607.
6. N. Ghittori, A. Vigna, P. Malcovati, S. D'Amico, A. Baschirotto, Analog baseband channel for reconfigurable multistandard (GSM/UMTS/WLAN/Bluetooth) receivers, in: Proceedings of the WIRTEP, 2006, pp. 88-92.
7. Brandolini M., Rossi P., Manstretta D., and Svelto F. Toward multistandard mobile terminals-fully integrated receivers requirements and architectures. IEEE Trans. Microwave. Theory Tech. 53 (2005) 1026-1038
8. Abidi A.A. Direct-conversion radio transceivers for digital communication. IEEE J. Solid-State Circuits 30 (1995) 1399-1410
9. Burger T., et al. A 13.5 mW 185-Msample/s ΔΣ modulator for UMTS/GSM dual-standard IF reception. IEEE J. Solid-State Circuits 36 (2001) 1868-1878
10. G. Gomez, et al., A 1.5 V 2.4/2.9 mW 79/50 dB DR SD modulator for GSM/WCDMA in 0.13 μm digital process, in: Proceedings of the ISSCC, 2002, pp. 242-490.
11. A. Dezzani, E. Andre, A 1.2 V dual-mode WCDMA/GPRS. ΣΔ modulator, in: Proceedings of the ISSCC, 2003, pp. 58-59.
12. R.H.M. van Veldhoven, A tri-mode continuous-time ΣΔ modulator with switched-capacitor feedback DAC for a GSM/EDGE/CDMA2000/UMTS receiver, in: Proceedings of the ISSCC, 2003, pp. 60-61.
13. Miller M.R., et al. A multibit sigma-delta ADC for multimode receivers. IEEE J. Solid-State Circuits 38 (2003) 475-482
14. B. Xia, A. Valdes-Garcia, E. Sánchez-Sinencio, A configurable time-interleaved pipeline ADC for multi-standard wireless receivers, in: Proceedings of the ESSCIRC, 2004, pp. 259-262.
15. Shim J.H., et al. A third-order SD modulator in 0.18 μm CMOS with calibrated mixed-mode integrators. IEEE J. Solid-State Circuits 40 (2005) 918-925
16. G. Gielen, E. Goris, Reconfigurable front-end architectures and A/D converters for flexible wireless transceivers for 4G radios, in: Proceedings of the ESAT-MICAS, 2004, pp. 13-18.
17. Lim J., et al. A low-power sigma-delta modulator for wireless communication receivers using adaptive biasing circuitry and cascaded comparator scheme. Analog Integrated Circuits Signal Process. (2006) 359-365
18. T. Christen, T. Burger, Q. Huang, A 0.13 μm CMOS EDGE/UMTS/WLAN tri-mode ΔΣ ADC with -92 dB THD, in: Proceedings of the ISSCC, 2007, pp. 240-599.
19. B. Putter, A Fifth-order CT/DT multi-mode ΔΣ modulator, in Proceedings. ISSCC, 2007, 244-245.
20. S. Ouzounov, et al., A 1.2 V 121-mode CT ΔΣ modulator for wireless receivers in 90 nm CMOS, in: Proceedings of the ISSCC, 2007, pp. 242-600.
21. A. Morgado, et al., An adaptive SD modulator for multi-standard hand-held wireless devices, in: Proceedings of the ASSCC, 2007, pp. 232-235.
22. A. Xotta, A. Gerosa, A. Neviani, A programmable-order sigma-delta converter for a multi-standard wireless receiver, in: Proceedings of the WoWCAS, 2004, pp. 33-34.
23. B.J. Farahani, M. Ismail, A low power multi-standard sigma delta ADC for WCDMA/GSM/Bluetooth applications, in: Proceedings of the NEWCAS, 2004, pp. 241-243.
24. A. Rusu, B.R. Jose, M. Ismail, H. Tenhunen, A dual-band sigma-delta modulator for GSM/WCDMA receivers, in: Proceedings of the DCIS, 2004, pp. 673-676.
25. Rusu A., Borodenkov A., Ismail M., and Tenhunen H. A triple-mode sigma-delta modulator for multi-standard wireless radio receivers. J. Analog Integrated Circuits Signal Process. 47 (2006) 113-124
26. Rusu A., González D.R.L., and Ismail M. Reconfigurable ADCs enable smart radios for 4G wireless connectivity. IEEE Circuits Devices Mag. (2006)
27. Gerosa A., Xotta A., Bevilacqua A., and Neviani A. An A/D converter for multimode wireless receivers, based on the cascade of a doublesampling ΣΔ modulator and a flash converter. IEEE Trans. Circuits Syst. I 53 10 (2006)
28. Schoofs R., Steyaert M.S.J., and Sansen W.M.C. A design-optimized continuous-time delta-sigma ADC for WLAN applications. IEEE Trans. Circuits Syst. I 54 (2007) 209-217
29. Mitteregger G., et al. A 20 mW 640 MHz CMOS continuous-time sigma-delta ADC with 20 MHz signal bandwidth, 80 dB dynamic range and 12-bit ENOB. IEEE J. Solid-State Circuits 41 (2006) 2641-2649
30. Schreier R., and Themes G.C. Understanding Delta-Sigma Data Converters (2005), Wiley, New York
31. Kiss P., Silva J., Wiesbauer A., Sun T., Moon U., Stonick J., and Temes G.C. Adaptive digital correction of analog errors in MASH ADC's-Part II: correction using test-signal injection. IEEE Trans. Circuits Syst. II 47 (2000) 629-638
32. Baird R.T., and Fiez T.S. Linearity enhancement of multibit ΣΔ A/D and D/A converters using data weighted averaging. IEEE Trans. Circuits Syst. II 42 (1995) 753-762
33. Silva J., Moon U., Steensgaard J., and Temes G.C. A wideband low-distortion delta-sigma ADC topology. Electron. Lett. 37 (2001) 737-738
34. T. Leslie, B. Singh, An improved sigma-delta modulator architecture, in: Proceedings of the ISCAS, 1990, pp. 372-375.
35. M. Ortmanns, F. Gerfers, Y. Manoli, A continuous-time sigma-delta modulator with reduced jitter sensitivity, in: Proceedings of the ESSCIRC, 2002, pp. 287-290.
36. Cherry J.A., and Snelgrove W.M. Excess loop delay in continuous-time delta-sigma modulators. IEEE J. Solid-State Circuits (1999) 376-389
37. Schreier R., Silva J., Steensgaard J., and Temes G.C. Design-oriented estimation of thermal noise in switched-capacitor circuits. IEEE Trans. Circuits Syst. I 52 (2005) 2358-2368
38. S. Brigati, F. Francesconi, P. Malcovati, D. Tonietto, A. Baschirotto, F. Maloberti, Modeling sigma-delta modulator non-idealities in simulink, in: Proceedings of the ISCAS, 1999, pp. 384-387.