Retention-Aware Placement in DRAM (RAPID): Software methods for quasi-non-volatile DRAM

Proceedings - International Symposium on High-Performance Computer Architecture

Volumn 2006, Issue , 2006, Pages 155-165

  Venkatesan, Ravi K ^a   Herr, Stephen ^a   Rotenberg, Eric ^a  

^a North Carolina State University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER ARCHITECTURE; COMPUTER HARDWARE; COMPUTER SOFTWARE; COMPUTER SYSTEMS; ENERGY EFFICIENCY; INFORMATION RETRIEVAL; MICROPROCESSOR CHIPS; OPTIMIZATION;

NON VOLATILE MEMORY; RETENTION TIME; RETENTION-AWARE PLACEMENT IN DRAM (RAPID); ROOM TEMPERATURE;

RANDOM ACCESS STORAGE;

EID: 33748930402     PISSN: 15300897     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/HPCA.2006.1598122     Document Type: Conference Paper

References (25)

1. T. Austin, D. Blaauw, T. Mudge, K. Flautner. Making Typical Silicon Matter with Razor. IEEE Computer, Volume 37 Number 3, March 2004.
2. J. Burgan. Variable Refresh Control for a Memory. US Patent #6,778,457, Aug. 2004.
3. CellularRAM and trade; - Micron website: http://download.micron.com/pdf/ flyers/cellularram_flyer.pdf.
4. L.L. Chen Hsu, G. Frankowsky, O. Weinfurtner. Dynamic DRAM Refresh Rate Adjustment Based on Cell Leakage Monitoring. US Patent #6,483,764, Nov. 2002.
5. H.Y. Cho, J.K. Oh. Self-Refresh Apparatus for a Semiconductor Memory Device. US Patent #6,229,747, May 2001.
6. D. Ernst et al. Razor: A Low Power Pipeline Based on Circuit-Level Timing Speculation. MICRO-36, IEEE CS Press, 2003, pp.7-18.
7. T. Hamamoto, S. Sugiura, S. Sawada. On the Retention Time Distribution of Dynamic Random Access Memory (DRAM). IEEE Transactions on Electron Devices, Volume 45 Issue 6, June 1998, pp. 1300-1309.
8. M. Hempstead, N. Tripathi, et al. An Ultra Low Power System Architecture for Sensor Network Applications. 32nd Int'l Symp. on Computer Architecture, June 2005.
9. J. Kim, M. Papaefthymiou. Block-Based Multiperiod Dynamic Memory Design for Low Data-Retention Power. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 11, No. 6, Dec. 2003, pp. 1006-1018.
10. th ASIC/SOC Conference, Sept. 2001, pp 193-197.
11. T. Komatsu. Self-Refreshing of Dynamic Random Access Memory Device and Operating Method Therefor. US Patent #4,943,960, July 1990.
12. A. Lebeck, X. Fan, H. Zeng, C. Ellis. Power Aware Page Allocation. ASPLOS IX, Nov. 2000.
13. T. Murotani. Temperature Responsive Refresh Control Circuit. US Patent #4,393,477, June 1983.
14. L. Nazahandali, B. Zhai, et al. Energy Optimization of Subthreshold-Voltage Sensor Network Processors. 32nd Int'l Symp. on Computer Architecture, June 2005.
15. T. Ohsawa, K. Kai, K. Murakami. Optimizing the DRAM Refresh Count for Merged DRAM/Logic LSIs. ISPLED98, pp. 82-87, August 1998.
16. P. Pelley, J. Burgan. Memory Having Variable Refresh Control and Method Therefor. US Patent #6,781,908, Aug. 2004.
17. Ubicom. http://www.ubicom.com
18. A. Uht. Going Beyond Worst-Case Specs with TEAtime. IEEE Computer, Volume 37 Number 3, March 2004.
19. UtRAM™ - Samsung website http://www.samsung.com/Products/ Semiconductor/SRAM.
20. M. Viredaz, D. Wallach. Power Evaluation of a Handheld Computer: A Case Study. Compaq-WRL Research Report 2001/1, 2001. http://www.hpl.hp.com/research/ papers/2003/handheld.pdf
21. K. Yanagisawa. Semiconductor Memory. US Patent #4,736,344, April 1988.
22. S. Fyffe. DRAMatic Cell Phone Showdown. Electronic News, 2/12/2001.
23. M. Kanellos, B. Charny. Phone makers copy PCs. CNET News.Com, 4/2/2002.
24. Dram Makers Prep Multichip Cell Phone Memories. ElectroSpec, 1/3/2003.
25. Infineon - Mobile-RAM, Specialty DRAMs. Application Note, V 1.1, Feb. 2002.