-
1
-
-
84905442014
-
-
Patent Applications DD 250400 and DD 250401
-
Pforr, R., Patent Applications DD 250400 and DD 250401 (1986)
-
(1986)
-
-
Pforr, R.1
-
2
-
-
84905442015
-
-
Patent Application DE 42 35 702
-
Noelscher, C., Patent Application DE 42 35 702 (1992)
-
(1992)
-
-
Noelscher, C.1
-
3
-
-
62449140626
-
Spacer double patterning technique for sub-40nm DRAM manufacturing process development
-
Shiu, W., Ma, W., Lee, H-W., et. al., "Spacer double patterning technique for sub-40nm DRAM manufacturing process development," Proc. SPIE, Vol. 7140, 71403Y (2008).
-
(2008)
Proc. SPIE
, vol.7140
-
-
Shiu, W.1
Ma, W.2
Lee, H.-W.3
-
4
-
-
77953520334
-
Double patterning down to k1=0.15 with litho trim
-
Noelscher, C., Heller, M., Markert, M., et. al., "Double patterning down to k1=0.15 with litho trim," J. Micro/Nanolith. MEMS MOEMS, Vol. 8, 011005 (2009).
-
(2009)
J. Micro/Nanolith. MEMS MOEMS
, vol.8
, pp. 011005
-
-
Noelscher, C.1
Heller, M.2
Markert, M.3
-
5
-
-
33745795739
-
Patterning with spacer for expanding the resolution limit of current lithography tool
-
Woo-Yung Jung, Choi-Dong Kim, Jae-Doo Eom, et. al., "Patterning with spacer for expanding the resolution limit of current lithography tool," Proc. SPIE, Vol. 6156, 61561J (2006).
-
(2006)
Proc. SPIE
, vol.6156
-
-
Jung, W.-Y.1
Kim, C.-D.2
Eom, J.-D.3
-
6
-
-
62449296507
-
Process capability comparison between LELE DPT and spacer for NAND flash 32nm and below
-
Shih-en Tseng and Alek C. Chen, et. al.," Process capability comparison between LELE DPT and spacer for NAND flash 32nm and below," Proc. SPIE, Vol. 7140, 714035 (2008).
-
(2008)
Proc. SPIE
, vol.7140
, pp. 714035
-
-
Tseng, S.-E.1
Chen, A.C.2
-
7
-
-
35148837660
-
Manufacturability issues with double patterning for 50-nm half-pitch single damascene applications using RELACS shrink and corresponding OPC
-
Maaike Op de Beeck, Janko Versluijs, Vincent Wiaux, et. al., "Manufacturability issues with double patterning for 50-nm half-pitch single damascene applications using RELACS shrink and corresponding OPC," Proc. SPIE, Vol. 6520, 65200I (2007).
-
(2007)
Proc. SPIE
, vol.6520
-
-
Op De Beeck, M.1
Versluijs, J.2
Wiaux, V.3
-
8
-
-
65849104359
-
Utilization of spin-on and reactive ion etch critical dimension shrink with double patterning for 32 nm and beyond contact level interconnects
-
Karen Petrillo, Dave Horak, Susan Fan, et. al., "Utilization of spin-on and reactive ion etch critical dimension shrink with double patterning for 32 nm and beyond contact level interconnects," Proc. SPIE, Vol. 7273, 72731A (2009).
-
(2009)
Proc. SPIE
, vol.7273
-
-
Petrillo, K.1
Horak, D.2
Fan, S.3
-
9
-
-
65849160645
-
Engine for characterization of defects, overlay, and critical dimension control for double exposure processes for advanced logic nodes
-
Steven Holmes, Chiew-Seng Koay, Karen Petrillo, et. al., "Engine for characterization of defects, overlay, and critical dimension control for double exposure processes for advanced logic nodes," Proc. SPIE, Vol. 7273, 727305 (2009).
-
(2009)
Proc. SPIE
, vol.7273
, pp. 727305
-
-
Holmes, S.1
Koay, C.-S.2
Petrillo, K.3
-
10
-
-
34648862054
-
A litho-only approach to double patterning
-
A. Vanleenhove and D. Van Steenwinckel, "A litho-only approach to double patterning," Proc. SPIE, Vol. 6520, 65202F (2007).
-
(2007)
Proc. SPIE
, vol.6520
-
-
Vanleenhove, A.1
Van Steenwinckel, D.2
-
11
-
-
62449161477
-
Pattern freezing process free litho-litho-etch double patterning
-
Tomoyuki Ando, Masaru Takeshita, Ryoich Takasu, et. al., "Pattern freezing process free litho-litho-etch double patterning," Proc. SPIE, Vol. 7140, 71402H (2008).
-
(2008)
Proc. SPIE
, vol.7140
-
-
Ando, T.1
Takeshita, M.2
Takasu, R.3
-
12
-
-
65849128016
-
Double patterning process with freezing technique
-
Goji Wakamatsu, Yusuke Anno, Masafumi Hori, et. al., "Double patterning process with freezing technique," Proc. SPIE, Vol. 7273, 72730B (2009).
-
(2009)
Proc. SPIE
, vol.7273
-
-
Wakamatsu, G.1
Anno, Y.2
Hori, M.3
-
13
-
-
45449094183
-
Alternative process schemes for double patterning that eliminate the intermediate etch step
-
M. Maenhoudt, R. Gronheid, N. Stepanenko, et. al., "Alternative process schemes for double patterning that eliminate the intermediate etch step," Proc. SPIE, Vol. 6924, 69240P (2008).
-
(2008)
Proc. SPIE
, vol.6924
-
-
Maenhoudt, M.1
Gronheid, R.2
Stepanenko, N.3
-
14
-
-
77952065240
-
Advanced patterning solutions based on double exposure: Double patterning and beyond
-
Young C. Bae, Yi Liu, Thomas Cardolaccia, et. al., "Advanced patterning solutions based on double exposure: double patterning and beyond," Proc. SPIE, Vol. 7520, 75201G (2009).
-
(2009)
Proc. SPIE
, vol.7520
-
-
Bae, Y.C.1
Liu, Y.2
Cardolaccia, T.3
-
15
-
-
80455128281
-
Double patterning lithography for 32 nm: Critical dimensions uniformity and overlay control considerations
-
Jo Finders, Mircea Dusa, Bert Vleeming, et. al., "Double patterning lithography for 32 nm: critical dimensions uniformity and overlay control considerations," J. Micro/Nanolith. MEMS MOEMS, Vol. 8, 011002 (2009)
-
(2009)
J. Micro/Nanolith. MEMS MOEMS
, vol.8
, pp. 011002
-
-
Finders, J.1
Dusa, M.2
Vleeming, B.3
-
16
-
-
65849461676
-
Achieving overlay budgets for double patterning
-
Andrew J. Hazelton, Nobutaka Magome, Shinji Wakamoto, et. al., "Achieving overlay budgets for double patterning," Proc. SPIE, Vol. 7274, 72740X (2009).
-
(2009)
Proc. SPIE
, vol.7274
-
-
Hazelton, A.J.1
Magome, N.2
Wakamoto, S.3
-
17
-
-
57849158474
-
Sources of overlay error in double patterning integration schemes
-
David Laidler, Philippe Leray, Koen D'havé, et. al., "Sources of overlay error in double patterning integration schemes," Proc. SPIE, Vol. 6922, 69221E (2008).
-
(2008)
Proc. SPIE
, vol.6922
-
-
Laidler, D.1
Leray, P.2
D'Havé, K.3
-
18
-
-
79956086153
-
Combinatorial overlay control for double patterning
-
Christopher P. Ausschnitt, Scott D. Halle, "Combinatorial overlay control for double patterning," J. Micro/Nanolith. MEMS MOEMS, Vol. 8, 011008 (2009.
-
(2009)
J. Micro/Nanolith. MEMS MOEMS
, vol.8
, pp. 011008
-
-
Ausschnitt, C.P.1
Halle, S.D.2
-
19
-
-
84874299234
-
-
ITRS Roadmap 2009 : http://www.itrs.net/Links/2009ITRS/2009Chapters- 2009Tables/2009-Litho.pdf
-
ITRS Roadmap 2009
-
-
-
20
-
-
35148877225
-
The application of SMASH alignment system for 65-55-nm logic devices
-
M. Miyasaka, H. Saito, T. Tamura, and T. Uchiyama, et. al., "The application of SMASH alignment system for 65-55-nm logic devices," Proc. SPIE, Vol. 6518, 65180H (2007).
-
(2007)
Proc. SPIE
, vol.6518
-
-
Miyasaka, M.1
Saito, H.2
Tamura, T.3
Uchiyama, T.4
-
21
-
-
77952056203
-
Overlay improvement by ASML HOWA 5th alignment strategy
-
Raf Wang, CY Chiang, Wilson Hsu, et. al., "Overlay improvement by ASML HOWA 5th alignment strategy," Proc. SPIE, Vol. 7520, 752023 (2009).
-
(2009)
Proc. SPIE
, vol.7520
, pp. 752023
-
-
Wang, R.1
Chiang, C.Y.2
Hsu, W.3
-
22
-
-
77952073807
-
Optimization of alignment/overlay sampling and marker layout to improve overlay performance for double patterning technology
-
Chuei-Fu Chue, Tsann-Bim Chiou, Chun-Yen Huang, et al., "Optimization of alignment/overlay sampling and marker layout to improve overlay performance for double patterning technology," Proc. SPIE, Vol. 7520, 75200G (2009).
-
(2009)
Proc. SPIE
, vol.7520
-
-
Chue, C.-F.1
Chiou, T.-B.2
Huang, C.-Y.3
-
23
-
-
66649099000
-
Sampling strategy: Optimization and correction for high-order overlay control for 45nm process node
-
Bo Yun Hsueh, George K. C. Huang, and Chun-Chi Yu, et. al., "Sampling strategy: optimization and correction for high-order overlay control for 45nm process node," Proc. SPIE, Vol. 7272, 727231 (2009).
-
(2009)
Proc. SPIE
, vol.7272
, pp. 727231
-
-
Yun Hsueh, B.1
Huang, C.G.K.2
Yu, C.-C.3
-
24
-
-
66649106236
-
Sampling for advanced overlay process control
-
DongSub Choi, Pavel Izikson, Doug Sutherland, et. al., "Sampling for advanced overlay process control," Proc. SPIE, Vol. 6922, 69222U (2008).
-
(2008)
Proc. SPIE
, vol.6922
-
-
Sub Choi, D.1
Izikson, P.2
Sutherland, D.3
-
25
-
-
35148855833
-
Effect and procedures of post-exposure bake temperature optimization on the CD uniformity in a mass production environment
-
Kirsten Ruck and Heiko Weichert, et. al., "Effect and procedures of post-exposure bake temperature optimization on the CD uniformity in a mass production environment," Proc. SPIE, Vol. 6518, 651850 (2007).
-
(2007)
Proc. SPIE
, vol.6518
, pp. 651850
-
-
Ruck, K.1
Weichert, H.2
-
26
-
-
65849278691
-
Improvements in process performance for immersion technology high volume manufacturing
-
K. Nafus, T. Shimoaoki, M. Enomoto, et. al., "Improvements in process performance for immersion technology high volume manufacturing," Proc. SPIE, Vol. 7273, 727338 (2009).
-
(2009)
Proc. SPIE
, vol.7273
, pp. 727338
-
-
Nafus, K.1
Shimoaoki, T.2
Enomoto, M.3
|