40nm CMOS 0.35V-optimized standard cell libraries for ultra-low power applications

ACM Transactions on Design Automation of Electronic Systems

Volumn 16, Issue 3, 2011, Pages

  Abouzeid, Fady ^a   Clerc, Sylvain ^a   Firmin, Fabian ^a   Renaudin, Marc ^b   Sas, Tiempo ^b   Sicard, Gilles ^b  

^a STMICROELECTRONICS   (France)

^b TIMA LABORATORY   (France)

Author keywords

Bose choudhury hocquenghem; Circuit; CMOS; Design; Energy; Library; Logic; Low power; Methodology; Subthreshold; Ultra low voltage

Indexed keywords

BOSE CHOUDHURY HOCQUENGHEM; CIRCUIT; CMOS; ENERGY; LOGIC; LOW POWER; METHODOLOGY; SUBTHRESHOLD; ULTRA-LOW-VOLTAGE;

DESIGN; DIGITAL CIRCUITS; ELECTRIC BATTERIES; ENERGY UTILIZATION; LIBRARIES; OPTIMIZATION;

STANDARDS;

EID: 79960657621     PISSN: 10844309     EISSN: 15577309     Source Type: Journal    
DOI: 10.1145/1970353.1970369     Document Type: Article

References (20)

1. ABOUZEID, F., CLERC, S., RENAUDIN, M., AND SICARD, G. 2008. Design solutions for ultra-low voltage. In Proceedings of the Edition of the Faible Tension Faible Consommation (FTFC).
2. BOL, D., AMBROISE, R., FLANDRE, D., AND LEGAT, J.-D. 2008a. Analysis and minimization of practical energy in 45nm subthreshold logic circuits. In Proceedings of the IEEE International Conference on Computer Design (ICCD'08). 294-300.
3. BOL, D., AMBROISE, R., FLANDRE, D., AND LEGAT, J.-D. 2008b. Impact of technology scaling on digital subthreshold circuits. In Proceedings of the IEEE Computer Society Annual Symposium on VLSI (ISVLSI'08). 179-184.
4. CALHOUN, B. AND CHANDRAKASAN, A. 2004. Characterizing and modeling minimum energy operation for subthreshold circuits. In Proceedings of the International Symposium on Low-Power Electronics and Design (ISLPED).
5. CALHOUN, B.,WANG, A., AND CHANDRAKASAN, A. 2005. Modeling and sizing for minimum energy operation in subthreshold circuits. IEEE J. Solid-State Circ. 40, 9, 1778-1786.
6. CHANG, I.-J., KIM, J.-J., AND ROY, K. 2006. Robust level converter design for sub-threshold logic. In Proceedings of the International Symposium on Low Power Electronics and Design (ISLPED'06). 14-19. (Pubitemid 46609705)
7. CHAVAN, A. AND MACDONALD, E. 2008. Ultra low voltage level shifters to interface sub and super threshold reconfigurable logic cells. In Proceedings of the IEEE Aerospace Conference. 1-6.
8. DARNELL, M. 1985. Error control coding: Fundamentals and applications. IEE Proc. Comm. Radar Signal Process. F132, 1, 68.
9. GRANIELLO, B., CHAVAN, A., RODRIGUEZ, B., AND MACDONALD, E. 2005. Optimized circuit styles for subthreshold logic. In Proceedings of the International Electro Conference.
10. HANSON, S., SYLVESTER, D., AND BLAAUW, D. 2006a. A new technique for jointly optimizing gate sizing and supply voltage in ultra-low energy circuits. In Proceedings of the International Symposium on Low Power Electronics and Design (ISLPED'06). 338-341. (Pubitemid 46609761)
11. HANSON, S., ZHAI, B., BLAAUW, D., SYLVESTER, D., BRYANT, A., AND WANG, X. 2006b. Energy optimality and variability in subthreshold design. In Proceedings of the International Symposium on Low Power Electronics and Design (ISPLED'06). 363-365. (Pubitemid 46609767)
12. HANSON, S., SEOK, M., SYLVESTER, D., AND BLAAUW, D. 2007. Nanometer device scaling in subthreshold circuits. In Proceedings of the 44th ACM/IEEE Design Automation Conference (DAC'07). 700-705. (Pubitemid 47130055)
13. KEANE, J., EOM, H., KIM, T., SAPATNEKAR, S., AND KIM, C. 2006. Subthreshold logical effort: a systematic framework for optimal subthreshold device sizing. In Proceedings of the 43rd ACM/IEEE Design Automation Conference. 425-428. (Pubitemid 47113935)
14. MASGONTY, J.-M., CSERVENY, S., ARM, C., PFISTER, P.-D., AND PIGUET, C. 2001. Low-power low-voltage standard cell libraries with a limited number of cells. In Proceedings of the Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS).
15. NANUA, M. AND BLAAUW, D. 2007. Investigating crosstalk in sub-threshold circuits. In Proceedings of the 8th International Symposium on Quality Electronic Design (ISQED'07). 639-646.
16. PELGROM, M., DUINMAIJER, A. C. J., AND WELBERS, A. 1989. Matching properties of mos transistors. IEEE J. Solid-State Circ. 24, 5, 1433-1439.
17. SOELEMAN, H., ROY, K., AND PAUL, B. 2001. Robust subthreshold logic for ultra-low power operation. IEEE Trans. VLSI Syst. 9, 1, 90-99. (Pubitemid 32922814)
18. SYLVESTER, D. 2006. Ic design strategies at ultra-low voltages. In Proceedings of the IEEE Austin Conference on Integrated Systems and Circuits.
19. VERMA, N., KWONG, J., AND CHANDRAKASAN, A. 2008. Nanometer mosfet variation in minimum energy subthreshold circuits. IEEE Trans. Electron. Dev. 55, 1, 163-174.
20. WANG, A. AND CHANDRAKASAN, A. 2005. A 180-mv subthreshold fft processor using a minimum energy design methodology. IEEE J. Solid-State Circ. 40, 1, 310-319. (Pubitemid 40099941)