Ultra low voltage level shifters to interface sub and super threshold reconfigurable logic cells

IEEE Aerospace Conference Proceedings

Volumn , Issue , 2008, Pages

  Chavan, Ameet ^a   MacDonald, Eric ^a  

^a University of Texas at El Paso   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

FREQUENCY OF OPERATION; LEVEL SHIFTERS; MULTIPLE-VOLTAGE LEVELS; OPERATING DEVICES; ORDERS-OF-MAGNITUDE; PERFORMANCE REQUIREMENTS; RECONFIGURABLE CIRCUITS; RECONFIGURABLE LOGIC CELLS; SUB-THRESHOLD SIGNALS; SUBTHRESHOLD LOGIC; ULTRA-LOW-POWER; ULTRA-LOW-VOLTAGE; VOLTAGE ISLANDS;

CMOS INTEGRATED CIRCUITS; ELECTRONICS INDUSTRY; INTEGRATED CIRCUITS; LANDFORMS; LOGIC DEVICES; NETWORKS (CIRCUITS);

LOGIC CIRCUITS;

EID: 49349098019     PISSN: 1095323X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/AERO.2008.4526473     Document Type: Conference Paper

References (14)

1. M. Horowitz, et al. "Low Power Digital Design," IEEE Symposium on Low Power Electronics, 1994, pp.8-11.
2. A. Bryant, et. al. "Low-Power CMOS at Vdd=4kT/q," Device Research Conf., 2001, pp. 25-27.
3. J. Kao, M. Miyazaki, A. Chandrakasan, "A 175mV Multiply-Accumulate Unit using an Adaptive Supply Voltage and Body Biasing Architecture," IEEE Journal of Solid-State Circuits, vol. 37, no. 11, pp. 1545-1554, November 2002.
4. A. Wang and A. Chandrakasan, "A 180-mV Subthreshold FFT Processor using a Minimum Energy Design Methodology," IEEE Journal of Solid-State Circuits, vol. 40, no. 1, pp. 310-319, January, 2005.
5. Kobayashi, T.; Sakurai, T., "Self-Adjusting Threshold-Voltage Scheme (SATS) for Low Voltage High-Speed Operation." Custom Integrated Circuits Conf, pp. 271-274, May 1994.
6. H. Soeleman, K. Roy, B. Paul, "Robust Ultra Low-Power Subthreshold DTMOS Logic," Proc. Int. Symp. Low-Power Electronics Design, 2000, pp. 25-30.
7. B. Graniello, A. Chavan, B. Rodriguez, E. MacDonald, "Optimized Circuit Styles for Subthreshold Logic," International Electro Conf., Oct. 2005.
8. R. Puri, L. Stok, J. Cohn, D. S. Kung, D. Z. Pan, D. Sylvester, A. Srivastava, S. Kulkarni, "Pushing ASIC Performance in a Power Envelope," DAC-40: ACM/IEEE Design Automation Conference, pp. 788-793, Anaheim, CA, June 2003.
9. th Internation Conference on VLSI Design 2006: 557-560.
10. Kyoung-Hoi Koo, Jin-Ho Seo, Myeong-Lyong Ko, Jae-Whui Kim : "A New Level-up Shifter for High Speed and Wide Range Interface in Ultra Deep Sub-Micron", IEEE International symposium on Circuits and Systems, 2005. ISCAS 2005, 1063-1065 Vol. 2.
11. Kyoung-Hoi Koo Jin-Ho Seo Myeong-Lyong Ko Jae-Whui Kim, "A new level shifter in ultra deep sub-micron for low to wide range voltage applications", IEEE International SOC Conference, 2004. Proceedings, pages 155-156.
12. Tan, S.C. Sun, X.W, "Low power CMOS level shifters by bootstrapping technique", IEEE electronics Letters, Aug 2002, Volume:38, On page(s): 876-878.
13. Sarvesh H. Kulkarni and Dennis Sylvester, "High performance level conversion for dual VDD design", IEEE Trans. VLSI Syst. 12(9): 926-936(2004)
14. Kanno, Y. Mizuno, H. Tanaka, K. Watanabe, T., Central Res. Lab., Hitachi Ltd., Tokyo; "Level Converters With High Immunity to Power-Supply Bouncing for High-Speed Sub-IV LSIs", 2000 symposium onVLSI Circuits Digest of Technical Papers, Publication,date: 2000 On page(s): 202-203.