메뉴 건너뛰기




Volumn 80, Issue 24, 2002, Pages 4617-4619

Fabrication of Si single-electron transistors having double SiO2 barriers

Author keywords

[No Author keywords available]

Indexed keywords

COMPLEMENTARY METAL-OXIDE-SEMICONDUCTOR TECHNOLOGIES; COULOMB BLOCKADE EFFECTS; DOT SIZE; ELECTRICAL CHARACTERISTIC; FABRICATION METHOD; FABRICATION PROCESS; GATE VOLTAGES; POLY-SI GRAINS; POLYCRYSTALLINE-SI; SELF ALIGNMENT; SELF-ALIGNED; SINGLE ELECTRON; SOURCE AND DRAINS;

EID: 79956057155     PISSN: 00036951     EISSN: None     Source Type: Journal    
DOI: 10.1063/1.1485306     Document Type: Article
Times cited : (10)

References (19)


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.