Energy-aware dynamic reconfiguration algorithms for real-time multitasking systems

Sustainable Computing: Informatics and Systems

Volumn 1, Issue 1, 2011, Pages 35-45

  Wang, Weixun ^a   Ranka, Sanjay ^a   Mishra, Prabhat ^a  

^a UNIVERSITY OF FLORIDA   (United States)

Author keywords

Embedded systems; Energy optimization, Energy aware; Real time systems; scheduling, Cache

Indexed keywords

DYNAMIC MODELS; EMBEDDED SYSTEMS; ENERGY CONSERVATION; ENERGY UTILIZATION; INTERACTIVE COMPUTER SYSTEMS; MULTITASKING; OPTIMIZATION; POWER MANAGEMENT; VOLTAGE SCALING;

CACHE ENERGY CONSUMPTION; DYNAMIC RECONFIGURATION ALGORITHMS; DYNAMIC VOLTAGE SCALING (DVS); ENERGY AWARE; MULTITASKING SYSTEMS; NEAR-OPTIMAL SOLUTIONS; RECONFIGURATION OVERHEAD; SYSTEM OPTIMIZATIONS;

REAL TIME SYSTEMS;

EID: 79953894509     PISSN: 22105379     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.suscom.2010.10.006     Document Type: Article

References (37)

1. A. Malik, B. Moyer, D. Cermak,Alow power unified cache architecture providing power and performance flexibility, in: Proceedings of International Symposium on Low Power Electronics and Design, 2000, pp. 241-243
2. C. Zhang, F. Vahid, W. Najjar,Ahighly configurable cache for low energy embedded systems, ACM Transactions on Embedded Computing Systems 6 (2005) 362-387
3. G. Buttazzo, Hard Real-Time Computing Systems, Kluwer, 1995
4. A. Gordon-Ross, F. Vahid, A self-tuning configurable cache, in: Proceedings of Design Automation Conference, 2007, pp. 234-237. (Pubitemid 47129960)
5. W. Wang, P. Mishra, A. Gordon-Ross, Sacr: scheduling-aware cache reconfiguration for real-time embedded systems, in: Proceedings of IEEE International Conference on VLSI Design, 2009, pp. 547-552
6. W. Wang, P. Mishra, Dynamic reconfiguration of two-level caches in soft realtime embedded systems, in: Proceedings of IEEE Computer Society Annual Symposium on VLSI, 2009, pp. 145-150
7. M. Modarressi, S. Hessabi, M. Goudarzi, A reconfigurable cache architecture for object-oriented embedded systems, in: Proceedings of Canadian Conference on Electrical and Computer Engineering, 2006, pp. 959-962
8. A. Gordon-Ross, F. Vahid, N. Dutt, Fast configurable-cache tuning with a unified second-level cache, in: Proc. International Symposium on Low Power Electronics and Design ISLPED, 2005, pp. 323-326. (Pubitemid 41731678)
9. T. Sherwood, E. Perelman, G. Hamerly, S. Sair, B. Calder, Discovering and exploiting program phases, in: Proceedings of International Symposium on Microarchitecture, 2003, pp. 84-93
10. I. Puant, D. Decotigny, Low-complexity algorithms for static cache locking in multitasking hard real-time systems, in: Proceedings of IEEE Real-Time Systems Symposium, 2002, pp. 114-125
11. Y. Tan, V.J. Mooney, Timing analysis for preemptive multitasking real-time systems with caches, ACM Transactions on Embedded Computing Systems 6 (2007)
12. B. Bui, M. Caccamo, L. Sha, J. Martinez, Impact of cache partitioning on multitasking real time embedded systems, in: IEEE International Conference on Embedded and Real-Time Computing Systems and Applications, 2008, pp. 101-110
13. W. Wang, P. Mishra, Leakage-aware energy minimization using dynamic voltage scaling and cache reconfiguration in real-time systems, Proceedings of IEEE International Conference on VLSI Design 2010, pp. 352-362
14. J. Kahle, M. Day, H. Hofstee, C. Johns, T. Maeurer, D. Shippy, Introduction to the cell multiprocessor, IBM Journal of Research and Development 49 (2005) 589-604. (Pubitemid 41398407)
15. H. Aydin, R. Melhem, D. Mosse, P. Mejia-Alvarez, Power-aware scheduling for periodic real-time tasks, IEEE Transactions on Computers 53 (2004) 584-600
16. D. Shin, J. Kim, Dynamic voltage scaling of periodic and aperiodic tasks in priority-driven systems, Design Automation Conference, Proceedings of the ASP-DAC Asia and South Pacific 2004 (2004) 653-658
17. X. Zhong, C. Xu, System-wide energy minimization for real-time tasks: lower bound and approximation, in: Proceedings of International Conference on Computer-Aided Design, 2006, pp. 516-521
18. R. Jejurikar, R. Gupta, Energy aware non-preemptive scheduling for hard realtime systems, in: Proc. 17th Euromicro Conference on Real-Time Systems (ECRTS 2005), 2005, pp. 21-30. (Pubitemid 44458414)
19. J. Chen, T. Kuo, C. Shih, 1 + approximation clock rate assignment for periodic real-time tasks on a voltage-scaling processor, in: Proceedings of International Conference on Embedded Software, 2005, pp. 247-250. (Pubitemid 41833024)
20. D. Shin, J. Kim, Optimizing intratask voltage scheduling using profile and dataflow information, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 26 (2007) 369-385. (Pubitemid 46183064)
21. G. Quan, X.S. Hu, Energy efficient dvs schedule for fixed-priority real-time systems, ACM Transactions on Design Automation of Electronic Systems 6 (2007) 1-30
22. F. Yao, A. Demers, S. Shenker, A scheduling model for reduced cpu energy, in: Proceedings of Annual Symposium on Foundations of Computer Science, 1995, pp. 374-382
23. W. Wang, P. Mishra, Predvs: preemptive dynamic voltage scaling for realtime systems using approximation scheme, in: Proceedings of Design Automation Conference, 2010, pp. 705-710
24. W. Wang, X. Qin, P. Mishra, Temperature- and energy-constrained scheduling in multitasking systems: a model checking approach, in: Proceedings of International Symposium on Low Power Electronics and Design, 2010, pp. 85-90
25. I. Ahmad, S. Ranka, S.U. Khan, Using game theory for scheduling tasks on multicore processors for simultaneous optimization of performance and energy, in: Proc. IEEE International Symposium on Parallel and Distributed Processing IPDPS, 2008, pp. 1-6
26. S. Khan, I. Ahmad, A cooperative game theoretical technique for joint optimization of energy consumption and response time in computational grids, IEEE Transactions on Parallel and Distributed Systems 20 (2009) 346-360
27. J.-J. Chen, C.-F. Kuo, Energy-efficient scheduling for real-time systems on dynamic voltage scaling (dvs) platforms, in: Proc. 13th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications RTCSA, 2007, pp. 28-38
28. V. Swaminathan, K. Chakrabarty, Network flow techniques for dynamic voltage scaling in hard real-time systems, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 23 (2004) 1385-1398
29. HP, CACTI, CACTI 5.3,HPLaboratories, Palo Alto, 2008, "http://www.hpl.hp.com/" http://www.hpl.hp.com/
30. S.M.Martin, K. Flautner, T. Mudge, D. Blaauw, Combined dynamic voltage scaling and adaptive body biasing for lower power microprocessors under dynamic workloads, in: Proc. IEEE/ACM International Conference on Computer Aided Design ICCAD, 2002, pp. 721-725
31. C. Lee, M. Potkonjak, W.H. Mangione-smith, Mediabench: a tool for evaluating and synthesizing multimedia and communications systems, in: Proceedings of International Symposium on Microarchitecture, 1997, pp. 330-335
32. M. Guthaus, J. Ringenberg, D. Ernest, T. Austin, T. Mudge, R. Brown, Mibench: a free, commercially representative embedded benchmark suite, in: Proceedings of IEEE International Workshop on Workload Characterization, 2001, pp. 3-14
33. EEMBC, The Embedded Microprocessor Benchmark Consortium, "http://www.eembc.org/" http://www.eembc.org/
34. D. Burger, T.M. Austin, S. Bennett, Evaluating Future Microprocessors: The SimpleScalar Tool Set, Technical Report, University ofWisconsin-Madison, 1996
35. H. Aydin, R. Melhem, D. Mosse, P. Mejia-Alvarez, Dynamic and aggressive scheduling techniques for power-aware real-time systems, in: Proceedings of Real-Time Systems Symposium, 2001, pp. 95-105. (Pubitemid 34064485)
36. C. Rusu, R. Melhem, D. Mosse, Maximizing the system value while satisfying time and energy constraints, in: Proc. 23rd IEEE Real-Time Systems Symposium RTSS, 2002, pp. 246-255
37. R. Jejurikar, R. Gupta, Dynamic voltage scaling for systemwide energy minimization in real-time embedded systems, in: Proc. International Symposium on Low Power Electronics and Design ISLPED, 2004, pp. 78-81. (Pubitemid 40454688)