Network flow techniques for dynamic voltage scaling in hard real-time systems

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 23, Issue 10, 2004, Pages 1385-1398

  Swaminathan, Vishnu ^a   Chakrabarty, Krishnendu ^a  

^a Duke University   (United States)

Author keywords

Deadlines; Dynamic power management; Embedded systems; Low energy; Low power; Network flow models; Real time operating systems

Indexed keywords

ALGORITHMS; ELECTRIC POTENTIAL; EMBEDDED SYSTEMS; ENERGY MANAGEMENT; ENERGY UTILIZATION; NATURAL FREQUENCIES; PROBLEM SOLVING; REAL TIME SYSTEMS; VOLTAGE MEASUREMENT;

DEADLINES; DYNAMIC POWER MANAGEMENT; NETWORK FLOW MODELS;

CMOS INTEGRATED CIRCUITS;

EID: 5444234898     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCAD.2004.833621     Document Type: Article

References (32)

1. R. K. Ahuja, T. L. Magnanti, and J. B. Orlin, Network Flows: Theory, Algorithms and Applications. Englewood Cliffs, NJ: Prentice-Hall, 1993.
2. "AMD PowerNow! Technology Platform Design Guide for Embedded Processors,", AMD Document Number 24267a, Dec. 2000.
3. A. Azevedo, I. Issenin, R. Cornea, R. Gupta, N. Dutt, A. Veidenbaum, and A. Nicolau, "Profile-based dynamic voltage scheduling using program checkpoints in the COPPER framework," in Proc. Design Automation Test Conf. Eur., 2002, pp. 168-176.
4. CS2. An Implementation of a Scaling Push-Relabel Algorithm for the Minimum-Cost Flow/Transportation Problems [Online]. Available: http://www.avglab.com/andrew/soft.html
5. Transmeta Crusoe TM5500 Data Sheet [Online]. Available: http://www.transmeta.com/developers/crusoe_docs.html
6. A. V. Goldberg, "An efficient implementation of a scaling minimum-cost flow algorithm," J. Algorithms, vol. 22, pp. 1-29, 1997.
7. I. Hong, M. Potkonjak, and M. B. Srivastava, "On-line scheduling of hard real-time tasks on variable-voltage processor," in Proc. Int. Conf. Computer-Aided Design, 1998, pp. 653-656.
8. C.-H. Hsu, U. Kremer, and M. Hsiao, "Compiler-directed dynamic voltage/frequency scheduling for energy reduction in microprocessors," in Proc. Int. Symp. Low-Power Electron. Design, 2001, pp. 275-279.
9. C.-H. Hsu and U. Kremer, "The design, implementation and evaluation of a compiler algorithm for CPU energy reduction," in Proc. Conf. Program. Lang. Design Implementation, 2003, pp. 38-48.
10. Intel Embedded SL Enhanced 486DX2 Processor [Online]. Available: http://www.intel.com
11. T. Ishihara and H. Yasuura, "Voltage scheduling problem for dynamically variable voltage processors," in Proc. Int. Symp. Low-Power Electron. Design, 1998, pp. 197-202.
12. Operations Research Models and Methods, P. A. Jensen and J. F. Bard. [Online]. Available: www.ormm.net
13. N. Kim, M. Ryu, S. Hong, M. Saksena, C. Choi, and H. Shin, "Visual assessment of a real-time system design: Case study on a CNC controller," in Proc. Real-Time Syst. Symp., 1996, pp. 300-310.
14. W.-C. Kwon and T. Kim, "Optimal voltage allocation techniques for dynamically variable voltage processors," in Proc. Design Automation Conf., 2003, pp. 125-130.
15. J. Luo and N. K. Jha, "Static and dynamic variable voltage scheduling algorithms for real-time heterogeneous distributed embedded systems," in Proc. Int. Conf. VLSI Design, 2002, pp. 719-726.
16. E. L. Lawler and C. U. Martel, "Scheduling periodically occurring tasks on multiple processors," Inform. Process. Lett., vol. 12, no. 1, pp. 9-12, 1981.
17. S. Lee and T. Sakurai, "Run-time voltage hopping for low-power real-time systems," in Proc. Design Automation Conf., 2000, pp. 806-809.
18. J. W. S. Liu, Real-Time Systems. Englewood Cliffs, NJ: Prentice-Hall, 2000.
19. A. Manzak and C. Chakrabarti, "Variable voltage task scheduling algorithms for minimizing energy," in Proc. Int. Symp. Low-Power Electron. Design, 2001, pp. 279-282.
20. C. Martel, "Preemptive scheduling with release times, deadlines, and due times," J. ACM, vol. 29, pp. 812-829, 1982.
21. Motorola 6805 Processor [Online]. Available: http://www.motorola.com
22. G. Quan and X. Hu, "Energy efficient fixed-priority scheduling for real-time systems on variable voltage processors," in Proc Design Automation Conf., 2001, pp. 828-833.
23. T. Sakurai and A. R. Newton, "Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas," IEEE J. Solid-State Circuits, vol. 25, pp. 584-594, Apr. 1990.
24. Y. Shin and K. Choi, "Power conscious fixed priority scheduling for hard real-time systems," in Proc. Design Automation Conf., 1999, pp. 134-139.
25. D. Shin and J. Kim, "A profile-based energy-efficient intra-task voltage scheduling algorithm for hard real-time applications," in Proc. Int. Symp. Low-Power Electron. Design, 2001, pp. 271-274.
26. D. Shin, J. Kim, and S. Lee, "Intra-task voltage scheduling for low-energy hard real-time applications," IEEE Design Test Comput., pp. 20-30, 2001.
27. H. S. Stone, "Multiprocessor scheduling with the aid of network flow algorithms," IEEE Trans. Software Eng., vol. SE-3, pp. 85-93, Jan. 1977.
28. V. Swaminathan and K. Chakrabarty, "Generalized network flow techniques for dynamic voltage scaling in hard real-time systems," in Proc. Int. Conf. Computer-Aided Design, 2003, pp. 21-25.
29. J. Xu and D. L. Parnas, "Priority scheduling vs. pre-run-time scheduling," Int. J. Time-Critical Comput. Syst., vol. 18, pp. 7-23, 2000.
30. F. Yao, A. Demers, and S. Shenker, "A scheduling model for reduced CPU energy," in Proc. IEEE Annu. Foundations Comput. Sci., 1995, pp. 374-382.
31. F. Zhang and S. T. Chanson, "Processor voltage scheduling for real-time tasks with nonpreemptable sections," in Proc. Real-Time Syst. Symp., 2002, pp. 235-245.
32. Y. Zhang, X. Hu, and D. Chen, "Task scheduling and voltage selection for energy minimization," in Proc. Design Automation Conf., 2002, pp. 183-188.