Floating-gate coupling canceller for multi-level cell NAND flash

IEEE Transactions on Magnetics

Volumn 47, Issue 3, 2011, Pages 624-628

  Park, Donghyuk ^a   Lee, Jaejin ^a  

^a Soongsil University   (South Korea)

Author keywords

Coupling noise; floating gate coupling canceller (FG CC); multi level cell (MLC) NAND flash memory

Indexed keywords

MEMORY ARCHITECTURE; NAND CIRCUITS;

COUPLING EFFECT; COUPLING NOISE; FLOATING GATES; MULTILEVEL CELL; NAND FLASH MEMORY; NONLINEAR PROPERTIES; THRESHOLD DETECTION; VOLTAGE CHANGE;

FLASH MEMORY;

EID: 79952136198     PISSN: 00189464     EISSN: None     Source Type: Journal    
DOI: 10.1109/TMAG.2010.2101054     Document Type: Article

References (20)

1. B. Ricco et al., "Nonvolatile multilevel memories for digital applications," Proc. IEEE, vol. 86, no. 12, pp. 2399-2423, Dec. 1998.
2. T. Hara et al., "A 146- 8-Gb multi-level NAND flash memory with 70-nm CMOS technology," IEEE J. Solid-State Circuits, vol. 41, no. 1, pp. 161-169, Jan. 2006. (Pubitemid 43145974)
3. J. Lee et al., "A 90-nm CMOS 1.8-V 2-Gb NAND flash memory for mass storage applications," IEEE J. Solid-State Circuits, vol. 38, no. 11, pp. 1934-1942, Nov. 2003.
4. H. Nobukata et al., "A 144-Mb, eight-level NAND flash memory with optimized pulsewidth programming," IEEE J. Solid-State Circuits, vol. 35, no. 5, pp. 682-690, May 2000.
5. K. Takeuchi, T. Tanaka, and T. Tanzawa, "A multipage cell architecture for high-speed programming multilevel NAND flash memories," IEEE J. Solid-State Circuits, vol. 33, no. 8, pp. 1228-1238, Aug. 1998.
6. M. Grossi, M. Lanzoni, and B. Ricco, "Program schemes for multilevel flash memories," Proc. IEEE, vol. 91, no. 4, pp. 594-601, Apr. 2003. (Pubitemid 43773312)
7. N. Shibata and T. Tanaka, "Semiconductor Memory Device for Storing Multivalued Data," U.S. Patent 6 657 891, Dec. 2, 2003.
8. D. Oh, "Program disturb phenomenon by DIBL in MLC NAND flash device," in Proc. Joint NVSMV/ICMTD 2008, May 2008, pp. 5-7.
9. K. Takeuchi, S. Satoh, K. Imamiya, and K. Sakui, "A source-line programming scheme for low-voltage operation NAND flash memories," IEEE J. Solid-State Circuits, vol. 35, no. 5, pp. 672-681, May 2000.
10. S. Satoh et al., "A novel channel boost capacitance (CBC) cell technology with low program disturbance suitable for fast programming 4 Gbit NAND flash memories," in Symp. VLSI Technol. Dig. Tech. Papers, Jun. 1998, pp. 108-109.
11. T. Cho et al., "A dual-mode NAND flash memory: 1-Gb multilevel and high-performance 512-Mb single-level modes," IEEE J. Solid-State Circuits, vol. 36, no. 11, pp. 1700-1706, Nov. 2001. (Pubitemid 33105935)
12. J. Lee, "Nand Flash Memory and Method of Erasing, Programming, and Copyback Programming Thereof," U.S. Patent 6 813 184 B2, Nov. 2, 2004.
13. S. Gregori, A. Cabrini, O. Khouri, and G. Torelli, "On-chip error correcting techniques for new-generation flash memories," Proc. IEEE, vol. 91, no. 4, pp. 602-616, April 2003. (Pubitemid 43773313)
14. M. Lasser, "States Encoding in Multi-Bit Flash Cells for Optimizing Error Rate," U.S. Patent 0 104 312 A1, May 1, 2008.
15. F. Sun, S. Devarajan, K. Rose, and T. Zhang, "Design of on-chip error correction systems for multilevel NOR and NAND flash memories," IET. Circuits, Devices & Systems, vol. 1, no. 3, pp. 241-249, 2007. (Pubitemid 47152752)
16. K. Suh et al., "A 3.3 V 32 Mb NAND flash memory with incremental step pulse programming scheme," IEEE J. Solid-State Circuits, vol. 30, no. 11, pp. 1149-1156, Nov. 1995.
17. R. Bez, E. Camerlenghi, A. Modelli, and A. Visconti, "Introduction to flash memory," Proc. IEEE, vol. 91, no. 4, pp. 489-502, Apr. 2003.
18. Y. Hisamune et al., "A hig capacitive-coupling ratio (HiCR) cell for 3 V-only 64 Mbit and future flash memories," in IEDM Tech. Dig., 1993, pp. 19-22.
19. J. Lee, S. Hur, and J. Choi, "Effects of floating-gate interference on NAND flash memory cell operation," IEEE Electron Device Lett., vol. 23, no. 5, pp. 264-266, May 2002. (Pubitemid 34630852)
20. K. Park, K. Kim, and Y. Lee, "Method of Controlling a Memory Cell of Non-Volatile Memory Device," U.S. Patent 2009/0052243 A1, Feb. 26, 2009.