High speed interconnect through device optimization for subthreshold FPGA

Microelectronics Journal

Volumn 42, Issue 3, 2011, Pages 545-552

  Pable, S D ^a   Hasan, Mohd ^a  

^a ALIGARH MUSLIM UNIVERSITY   (India)

Author keywords

FPGA; Interconnect fabric; MWCNT; Subthreshold; Ultra low power; Variability

Indexed keywords

FPGA; INTERCONNECT FABRIC; MWCNT; SUBTHRESHOLD; ULTRA LOW POWER; VARIABILITY;

APPLICATION SPECIFIC INTEGRATED CIRCUITS; MICROFABRICATION; OPTIMIZATION; THRESHOLD ELEMENTS;

FIELD PROGRAMMABLE GATE ARRAYS (FPGA);

EID: 79951856239     PISSN: 00262692     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.mejo.2010.12.009     Document Type: Article

References (30)

1. B.H. Calhoun, J.F. Ryan, Sudhanshu Khanna, Mateja Putic, and John Lach Flexible circuits and architecture for ultralow power Proceedings of the IEEE 98 2 2010 167 282
2. Alice Wang, Benton Calhoun, and Anantha P. Chandrakasan Sub-Threshold Design for Ultra Low-power Systems Springer Publication 2006 Chapter 4, pp. 3035
3. Hendrawan Soeleman, Kaushik Roy, and Bipul C. Paul Robust subthreshold logic for ultralow power operation IEEE Transactions on Very Large Scale Integration (VLSI) Systems 9 1 2001 90 99 (Pubitemid 32922814)
4. Sumeet Kumar Gupta, Arijit Raychowdhury, and Kaushik Roy Digital computation in subthreshold region for ultra-power operation: a device-circuit-architecture codesign perspective Proceedings of the IEEE 98 2 2010 160 190
5. Bipul C. Paul, and Kaushik Roy Oxide thickness optimization for digital subthreshold operation IEEE Transactions on Electron Devices 55 2 2008 685 688 (Pubitemid 351292061)
6. Fei Li, Yan Lin, Lei He, Routing track duplication with fine-grained power-gating for FPGA interconnect power reduction, in: Proceedings of the 2005 Conference on Asia South Pacific Design Automation, January 2005, pp. 645650.
7. George V. Leming, Kundan Nepal, Low-power FPGA routing switches using adaptive body biasing technique, in: Proceedings of the 52nd IEEE International Midwest Symposium on Circuits and Systems, August 2009, pp. 447450.
8. Arifur Rahman, Vijay Polavarapuv, Evaluation of low leakage design techniques for field programmable gate arrays, in: Proceedings of FPGA'04, ACM, April 2004, pp. 2330.
9. Jason H. Anderson, and Farid N. Najm Low power programmable FPGA routing circuitry IEEE Transactions on Very Large Scale Integration (VLSI) Systems 17 8 2009 1048 1060
10. A.K. Kureshi, and Mohd. Hasan Analysis of CNT bundle and its comparison with copper for FPGA interconnect International Journal of Applied Science, Engineering and Technology 2009 178 183 March
11. Fei Li, Yan Lin, and Lei He Field programmability of supply voltage for FPGA power reduction IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems 26 4 2007 752 764 (Pubitemid 46479749)
12. Somsubhra Mondal, Seda Ogrenci Memik, A low power FPGA routing architecture, in: Proceedings of the IEEE International Symposium on Circuits and Systems, May 2005, pp. 12221225.
13. Xilinx Corporation, Virtex-II 1.5V Field Programmable Gate Arrays DS0331-1, Version 2.5, April 2001.
14. Wayne Wolf, FPGA-based System Design, Pearson Education.
15. F. Li, Y. Lin, L. He, D. chen, and J. Cong Power modeling and characteristics of field programmable gate array IEEE Transactions on Computer-Aided Design of Intergraded Circuits and Systems 24 11 2005 1712 1724
16. [online]. Available: 〈 http//www.eas.asu.edu/ptm/ 〉.
17. Hong Li, Wen-Yan Yin, Jun Fa Mao, Modeling of carbon nanotube interconnects and comparative analysis with Cu interconnects, in: Proceedings of the Asia-Pacific Microwave Conference (APMC'06), December 2006, pp. 13611364.
18. ITRS: International Technology Roadmap for Semiconductors, 2005.
19. S. Eachempati, N. Vijaykrishnan, A. Neuwodt, and Y. Masood Predicting the performance and reliability of future FPGAs routing architectures with CNT interconnects IET Circuit and Device Systems 3 2 2009 64 75
20. Belton H. Calhoun, Alice Wang, and Anantha Chandrakasan Modeling and sizing for minimum energy operation in subthreshold circuits IEEE Journal of Solid-State Circuits 40 9 2005 1778 1786
21. Jan M. Rabay, Anantha Chandrakasan, and Borivoje Nikolic Digital Integrated Circuits: a Design Perspective 2007 Pearson Education Chapter 9, pp. 463
22. Yehea I. Ismail, and Eby G. Friedman Effects of inductance on the propagation delay and repeater insertion in VLSI circuits IEEE Transactions on Very Large Scale Integration (VLSI) Systems 8 2 2000 195 206 (Pubitemid 30593899)
23. Sansiri Haruechanroengra, and Wei Wang Analyzing conductance of mixed carbon nanotube bundles for interconnect applications IEEE Electron Device Letters 28 8 2007 756 759 (Pubitemid 47242042)
24. Hong Li, Wen-Yan Yin, Kaustav Banergy, and Jun-Fa Mao Circuit modeling and performance analysis of multi-walled carbon nanotube interconnect IEEE Transactions on Electron Devices 55 6 2008 1328 1337 (Pubitemid 351803231)
25. Azad Naeemi, James D. Meindl, Carbon nanotube interconnects, in: Proceedings of ISPD'07, March 18-21, 2007, pp. 7784. (Pubitemid 47485383)
26. [online]. Available: 〈 http//www.nanohub.org/tools 〉.
27. D. Markovic, C. Wang, L. Alarcon, T. Liu, and J.M. Rabay Ultralow-power design in near-threshold region Proceedings of the IEEE 98 2 2010 237 252
28. Y. Taur, and T.H. Ning Fundamentals of Modern VLSI Devices 1998 Cambridge University Press Cambridge, UK
29. S. Hanson, M. Seok, D. Sylvster, and D. Blaauv Nanometer device scaling in subthreshold logic and SRAM IEEE Transactions on Electron Devices 55 1 2008 175 185
30. Rodrigo Jaramillo-Ramirez, Javid Jaffari, Mohd. Anis, Variability-aware design of subthreshold devices, in: Proceedings of the IEEE International Symposium on Circuits and Systems, May 2008, pp. 11961199.