Bandwidth-aware application mapping for NoC-based MPSoCs

Journal of Computational Information Systems

Volumn 7, Issue 1, 2011, Pages 152-159

  Wang, Jian ^a   Li, Yubai ^a   Chai, Song ^a   Peng, Qicong ^a  

^a UNIVERSITY OF ELECTRONIC SCIENCE AND TECHNOLOGY OF CHINA   (China)

Author keywords

Ant colony optimization; Bandwidth; Mapping; Network on chip

Indexed keywords

ANT-COLONY OPTIMIZATION; APPLICATION MAPPING; APPLICATION TASKS; BANDWIDTH REQUIREMENT; BANDWIDTH-AWARE; MAPPING METHOD; MULTI-PROCESSORS; NETWORK ON CHIP; NOC ARCHITECTURES; ON CHIPS; POWER CONSUMPTION; SIMULATION RESULT; STATE-OF-ART METHODS;

ARTIFICIAL INTELLIGENCE; BANDWIDTH; EMBEDDED SYSTEMS; MAPPING; OPTIMIZATION; SERVERS; TELECOMMUNICATION SYSTEMS; VLSI CIRCUITS;

ALGORITHMS;

EID: 79551650533     PISSN: 15539105     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Article

References (18)

1. Dally, J. W., and Towles, B.: 'Route packets, not wires: on-chip interconnection networks'. In Proceedings of the 38th Design Automation Conference (DAC), Las Vegas, USA, June 18-22, 2001, pp. 684-689.
2. Benini, L., and Micheli, D. G.: 'Networks on chips: a new soc paradigm'. Computer, Jan. 2002. vol. 35, no. 1, pp. 70-78.
3. Marculescu, R., Umit Y. O., and Li-Shiuan, P.: 'Outstanding research problems in noc design: system, microarchitecture, and circuit perspectives'. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Jan. 2009. vol(28), pp. 3-21.
4. Chan, J., and Parameswaran, S.: 'NoCEE: Energy macro-model extraction methodology for network on chip routers'. in Proc. Int. Conf. Comput.-Aided Des., Nov. 2005, pp. 254-259.
5. Banerjee, N., Vellank, P., and Chatha, S. K.: 'A power and performance model for network-on-chip architectures'. in Proc. Des., Autom. Test Eur. Conf., Feb. 2004, pp. 1250-1255.
6. J. Hu and R. Marculescu. "Energy-aware mapping for tile-based noc architectures under performance constraints". Asia and South Pacific Design Automation Conference, September 1-6, 2003, pp: 53-57.
7. J. Hu and R. Marculescu. "Exploiting the routing flexibility for energy/performance aware mapping for regular noc architectures". Proceedings Design, Autimation and Test in Europe, September 1-6, 2003. pp: 688-693.
8. S. Murali and G. Micheli. "Bandwidth-constrained mapping of cores onto noc architectures". Proceeding Design, Automation and Test in Europe, 2004. February 16-20, 2004. Paris, France. pp: 896-901.
9. T. Lei and S. Kumar. "A two-step genetic algorithm for mapping task graphs to a network-on-chip architecture". Euromicro Symposium on Digital Systems Design, September 1-6, 2003. Belek-Antalya, Turkey. pp: 53-57.
10. K. Srinivasan and K. S. Chatha. "Isis: a genetic algorithm based technique for custom on-chip interconnection network synthesis". 18th International Conference on VLSI Design held jointly with 4th International Conference on Embedded Systems Design. Jan 3-7, 2005. Kolkata, India, pp: 623-628.
11. Guz, Z., Walter, I., and Bolotin, E.: 'Efficient link capacity and qos design for network-on-chip'. Design, Automation and Test in Europe, 2006. Munich, Germany. March 6-10, 2006. pp. 1-6.
12. T. Stutzle and M. Dorigo. ACO algorithms for the quadratic assignment problem. New ideas in optimization, pp: 33-50, 1999.
13. S. Kumar., A. Jantsch., and J.-P. Soininen, etc. "A network on chip architecture and design methodology", Proc. Symposium on VLSI. April 2002. pp. 117-124.
14. Ni, M. L., and McKinley, K. P.: 'A survey of wormhole routing techniques in direct networks'. Computer, Feb. 1993. vol. 26, no. 2, pp. 62-76.
15. V Maniezzo, A Colorni. The Ant System Applied to the Quadratic Assignment Problem. IEEE Transactions on Knowledge and Data Engineering, 1999.
16. Dick, R., Rhodes, D. and Wolf, W.: 'TGFF: task graphs for free'. Proceedings of The Sixth International Workshop on Hardware/Software Codesign, 1998, Washington, USA, March 1998. pp. 97-101.
17. Vander, T. B. E., and Jaspers, T. G. E.: 'Mapping of MPEG4 decoding on a flexible architecture platform'. SPIE 2002, Jan. 2002, pp. 1-13.
18. Bertozzi, D., Jalabert, A., and Murali, S., et al.: 'NoC synthesis flow for customized domain specific multiprocessor systems-on-chip'. IEEE Transactions on Parallel and Distributed Systems, vol. 16, no. 2, pp. 113-129, 2005.