An efficient gate library for ambipolar CNTFET logic

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 30, Issue 2, 2011, Pages 242-255

  Ben Jamaa, M Haykel ^a   Mohanram, Kartik ^b   De Micheli, Giovanni ^c  

^a DIF   (France)

^b RICE UNIVERSITY   (United States)

^c EPFL   (Switzerland)

Author keywords

ambipolar carbon nanotubes; ambipolar silicon nanowires; Ambipolarity; logic design; logic synthesis

Indexed keywords

CARBON NANOTUBE FIELD EFFECT TRANSISTORS; CARBON NANOTUBES; CMOS INTEGRATED CIRCUITS; DELAY CIRCUITS; DIELECTRIC DEVICES; ELECTRIC POWER UTILIZATION; LINEAR NETWORKS; LOGIC DESIGN; LOGIC GATES; LOGIC SYNTHESIS; METALLIC COMPOUNDS; METALS; MOS DEVICES; MOSFET DEVICES; OXIDE SEMICONDUCTORS; TRANSISTORS; YARN;

AMBIPOLAR; AMBIPOLARITY; CARBON NANO-TUBE FIELD EFFECT TRANSISTOR (CNTFET); COMPLEMENTARY METAL OXIDE SEMICONDUCTORS; EMERGING TECHNOLOGIES; ENERGY DELAY PRODUCT; PERFORMANCE IMPROVEMENTS; SILICON NANOWIRES;

COMPUTER CIRCUITS;

EID: 78951476880     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCAD.2010.2085250     Document Type: Conference Paper

References (27)

1. J. Deng, N. Patil, K. Ryu, A. Badmaev, C. Zhou, S. Mitra, and H.-S. P. Wong, "Carbon nanotube transistor circuits: Circuit-level performance benchmarking and design options for living with imperfections," in Proc. IEEE ISSCC Dig. Tech. Papers, Feb. 2007, pp. 70-588.
2. M. H. Ben-Jamaa, D. Atienza, Y. Leblebici, and G. D. Micheli, "Programmable logic circuits based on ambipolar CNFET," in Proc. DAC, 2008, pp. 339-340.
3. I. O'Connor, L. Junchen, F. Gaffiot, F. Pregaldiny, C. Lallement, C. Maneux, J. Goguet, S. Fregonese, T. Zimmer, L. Anghel, T.-T. Dang, and R. Leveugle, "CNTFET modeling and reconfigurable logic-circuit design," IEEE Trans. Circuits Syst. I: Regular Papers, vol. 54, no. 11, pp. 2365-2379, Nov. 2007.
4. A. Colli, S. Pisana, A. Fasoli, J. Robertson, and A. C. Ferrari, "Electronic transport in ambipolar silicon nanowires," Physica Status Solidi (B), vol. 244, no. 11, pp. 4161-4164, 2007.
5. Y.-M. Lin, J. Appenzeller, and P. Avouris, "Novel carbon nanotube FET design with tunable polarity," in Proc. IEEE IEDM Tech. Dig., 2004, pp. 687-690.
6. A. K. Geim and K. S. Novoselov, "The rise of graphene," Nature Mater., vol. 6, no. 3, pp. 183-191, 2007.
7. R. Murgai, R. K. Brayton, and A. Sangiovanni-Vincentelli, Logic Synthesis for Field-Programmable Gate Arrays. Norwell, MA: Kluwer, 1995.
8. T. Sasao, Switching Theory for Logic Synthesis. Norwell, MA: Kluwer, 1999.
9. M. Ben Jamaa, K. Mohanram, and G. De Micheli, "Novel library of logic gates with ambipolar CNTFETs: Opportunities for multi-level logic synthesis," in Proc. DATE Conf. Exhibit., Apr. 2009, pp. 622-627.
10. A. Colli, A. Tahraoui, A. Fasoli, J. M. Kivioja, W. I. Milne, and A. C. Ferrari, "Top-gated silicon nanowire transistors in a single fabrication step," ACS Nano, vol. 3, no. 6, pp. 1587-1593, 2009.
11. M. Choudhury, Y. Yoon, J. Guo, and K. Mohanram, "Technology exploration for graphene nanoribbon FETs," in Proc. DAC, 2008, pp. 272-277.
12. Y.-M. Lin, J. Appenzeller, J. Knoch, and P. Avouris, "High- performance carbon nanotube field-effect transistor with tunable polarities," IEEE Trans. Nanotechnol., vol. 4, no. 5, pp. 481-489, Sep. 2005.
13. J. Liu, I. O'Connor, D. Navarro, and F. Gaffiot, "Novel CNTFET-based reconfigurable logic gate design," in Proc. Annu. ACM IEEE Des. Autom. Conf., 2007, pp. 276-277.
14. J. Liu, I. O'Connor, D. Navarro, and F. Gaffiot, "Design of a novel CNTFET-based reconfigurable logic gate," in Proc. IEEE Comput. Soc. Annu. Symp. VLSI, 2007, pp. 285-290.
15. I. O'Connor, J. Liu, D. Navarro, and F. Gaffiot, "Dynamically reconfigurable logic gate cells and matrices using CNTFETs," in Proc. Int. Conf. Des. Technol. Integr. Syst. Nanoscale Era, Mar. 2008, pp. 1-6.
16. F. Mo and R. K. Brayton, "Whirlpool PLAs: A regular logic structure and their synthesis," in Proc. Int. Conf. Comput.-Aided Design, 2002, pp. 543-550.
17. T. Sasao, "EXMIN2: A simplification algorithm for exclusive-OR-sumof- products expressions for multiple-valued-input two-valued-output functions," IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 12, no. 5, pp. 621-632, May 1993.
18. Stanford University Ambipolar CNFET Model. (2008) [Online]. Available: http://nano.stanford.edu/model.php?id=25
19. Stanford University MOSFET-Like CNFET Model. (2008) [Online]. Available: http://nano.stanford.edu/model.php?id=23
20. R. Zimmermann and W. Fichtner, "Low-power logic styles: CMOS versus pass-transistor logic," IEEE J. Solid-State Circuits, vol. 32, no. 7, pp. 1079-1090, Jul. 1997.
21. N. H. E. Weste and D. Harris, CMOS VLSI Design: A Circuits and Systems Perspective. Boston, MA: Pearson/Addison-Wesley.
22. ABC Logic Synthesis Tool [Online]. Available: http://www.eecs. berkeley.edu/?alanmi/abc/
23. K. Nose and T. Sakurai, "Analysis and future trend of short-circuit power," IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 19, no. 9, pp. 1023-1030, Sep. 2000.
24. R. Gu and M. Elmasry, "Power dissipation analysis and optimization of deep submicron CMOS digital circuits," IEEE J. Solid-State Circuits, vol. 31, no. 5, pp. 707-713, May 1996.
25. International Technology Roadmap for Semiconductors. (2007) [Online]. Available: www.itrs.net/reports.html
26. R. Chau, S. Datta, M. Doczy, B. Doyle, B. Jin, J. Kavalieros, A. Majumdar, M. Metz, and M. Radosavljevic, "Benchmarking nanotechnology for high-performance and low-power logic transistor applications," IEEE Trans. Nanotechnol., vol. 4, no. 2, pp. 153-158, Mar. 2005.
27. S. Fregonese, C. Maneux, and T. Zimmer, "A compact model for double gate carbon nanotube FET," in Proc. ESSDERC, 2010, pp. 452-455.