Novel library of logic gates with ambipolar CNTFETs: Opportunities for multi-level logic synthesis

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2009, Pages 622-627

  Jamaa, M Haykel Ben ^a   Mohanram, Kartik ^b   De Micheli, Giovanni ^a  

^a EPFL   (Switzerland)

^b Rice University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

AMBIPOLAR; CARBON NANOTUBE FIELD EFFECT TRANSISTORS; EXPRESSIVE POWER; FULL-SWING; IMPROVING PERFORMANCE; IN-FIELD; LINEAR CIRCUITS; LOGIC SYNTHESIS; MULTI-LEVEL; NUMBER OF GATES; TECHNOLOGY MAPPING; XOR FUNCTION;

CARBON NANOTUBES; DESIGN;

FIELD EFFECT TRANSISTORS;

EID: 70350074639     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (16)

1. J. Deng et al., "Carbon nanotube transistor circuits: Circuit-level performance benchmarking and design options for living with imperfections," in Proc. Intl. Solid-State Circuits Conference, pp. 70-588, 2007.
2. G. Zhang et al., "Selective etching of metallic carbon nanotubes by gas-phase reaction," Science, vol. 314, pp. 974-977, 2006.
3. S. J. Kang et al., "High-performance electronics using dense, perfectly aligned arrays of single-walled carbon nanotubes," Nature Nanotechnology, vol. 2, pp. 230-236, 2007.
4. N. Patil et al., "Automated design of misaligned-carbon- nanotube-immune circuits," in Proc. Design Automation Conference, pp. 958-961, 2007.
5. Y.-M. Lin et al., "High-performance carbon nanotube field-effect transistor with tunable polarities," Trans. Nanotechnology, vol. 4, pp. 481-489, 2005.
6. I. O'Connor et al., "CNTFET modeling and reconfigurable logic-circuit design," IEEE Trans. Circuits and Systems I, vol. 54, pp. 2365-2379, 2007.
7. M. H. Ben-Jamaa et al., "Programmable logic circuits based on ambipolar CNFET," in Proc. Design Automation Conference, pp. 339-340, 2008.
8. F. Mo and R. K. Brayton, "Whirlpool PLAs: a regular logic structure and their synthesis," Proc. Intl. Conference Computer-aided Design, pp. 543-550, 2002.
9. T. Sasao, Switching theory for logic synthesis. Kluwer Academic Publishers, 1999.
10. A. K. Geim and K. S. Novoselov, "The rise of graphene," in Nature Materials, vol. 6, pp. 183-191, 2007.
11. "Stanford University CNTFET model." Please visit the URL http://nano.stanford.edu/models.php for further details.
12. N. H. E. Weste and D. Harris, CMOS VLSI Design: A Circuits and Systems Perspective. Pearson - Addison Wesley.
13. "ABC Logic synthesis tool." Please visit the URL http://www.eecs.berkeley.edu/∼alanmi/abc/ for further details.
14. V. Kheterpal et al., "Design methodology for IC manufacturability based on regular logic-bricks," in Proc. Design Automation Conference, pp. 353-358, 2005.
15. Y. Ran and M. Marek-Sadowska, "Designing via-configurable logic blocks for regular fabric," IEEE Trans. VLSI Systems, vol. 14, pp. 1-14, 2006.
16. J. Brockman et al., "Design of a mask-programmable memory/multiplier array using G4-FET technology," in Proc. Design Automation Conference, pp. 337-338, 2008.