Characterization and exploitation of narrow-width loads: The narrow-width cache approach

Embedded Systems Week 2010 - Proceedings of the 2010 International Conference on Compilers, Architecture and Synthesis for Embedded Systems, CASES'10

Volumn , Issue , 2010, Pages 227-236

  Islam, Mafijul Md ^a   Stenstrom, Per ^a  

^a CHALMERS UNIVERSITY OF TECHNOLOGY   (Sweden)

Author keywords

Narrow width cache; Narrow width load; Small value locality

Indexed keywords

AREA OVERHEAD; BENCHMARK SUITES; INPUT DATAS; NARROW WIDTH; VALUE LOCALITY;

BENCHMARKING; EMBEDDED SYSTEMS; ENERGY DISSIPATION; PROGRAM COMPILERS;

CACHE MEMORY;

EID: 78650653796     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1878921.1878955     Document Type: Conference Paper

References (25)

1. A. R. Alameldeen and D. A. Wood, "Adaptive Cache Compression for High-Performance Processors, " In Proc. ISCA-31, pp. 212-223, 2004.
2. D. Brooks, and M. Martonosi, "Dynamically Exploiting Narrow Width Operands to Improve Processor Power and Performance, " In Proc. HPCA-5, pp. 13, 1999.
3. D. Brooks, and M. Martonosi, "Value-based Clock Gating and Operation Packing: Dynamic Strategies for Improving Processor Power and Performance", ACM Trans. Comput. Syst. 18, 2 (May. 2000), 89-126.
4. D. Brooks, V. Tiwari, and M. Martonosi, "Wattch: A Framework for Architectural-Level Power Analysis and Optimizations, " In Proc. ISCA-27, pp. 83-94, 2000.
5. D. Burger and T. Austin, "The SimpleScalar Tool Set Version 2.0, " Technical Report TR-CS-97-1342, University of Wisconsin-Madison, 1997.
6. R. Canal, A. González, and J. E. Smith, "Very Low Power Pipelines using Significance Compression", In Proc. MICRO-33, pp. 181-190, 2000.
7. M. Ekman and P. Stenstrom, "A Robust Main-Memory Compression Scheme, " In Proc. ISCA-32, pp. 74-85, 2005.
8. O. Ergin, D. Balkan, K. Ghose, and D. Ponomarev, "Register Packing: Exploiting Narrow-Width Operands for Reducing Register File Pressure, " In Proc. MICRO-37, pp. 304-315, 2004.
9. R. González, A. Cristal, M. Pericas, M. Valero, and A. Veidenbaum, "An Asymmetric Clustered Processor based on Value Content", In Proc. ICS '05, pp. 61-70, 2005.
10. M. M. Islam and P. Stenstrom, "Zero-Value Caches: Cancelling Loads that Return Zero, " In Proc. PACT 2009, pp. 237-245, 2009.
11. JEDEC, "JEDEC Standard No. 79-3C, " November, 2008.
12. P. Kongetira, K. Aingaran, and K. Olukotun, "Niagara: A 32-Way Multithreaded SPARC Processor, " IEEE Micro: 21- 29, 2005.
13. K. M. Lepak, G. B. Bell, and M. H. Lipasti, "Silent Stores and Store Value Locality, " IEEE Transactions on Computers, 50(11): 1174-1190, 2001.
14. G. H. Loh, "Exploiting Data-Width Locality to Increase Superscalar Execution Bandwidth, " In Proc. MICRO-35, pp. 395-405, 2002.
15. C. K. Luk, R. Cohn, R. Muth, H. Patil, A. Klauser, G. Lowney, S. Wallace, V. J. Reddi, K. Hazelwood. "Pin: Building Customized Program Analysis Tools with Dynamic Instrumentation, " In Proc. PLDI, pp. 190-200, 2005.
16. G. Memik, G. Reinman, and W. H. Mangione-Smith, "Just Say No: Benefits of Early Cache Miss Determination, " In Proc. HPCA-9, pp. 307-316, 2003.
17. P. Pujara, and A. Aggarwal, "Restrictive Compression Techniques to Increase Level 1 Cache Capacity, " In Proc. ICCD, pp. 327-333, 2005.
18. O. Rochecouste, G. Pokam, and A. Seznec, "A Case for a Complexity-Effective, Width-Partitioned Microarchitecture, " ACM Trans. Archit. Code Optim. 3, 3 (Sep. 2006), 295-326.
19. T. Sherwood, E. Perelman, G. Hamerly, and B. Calder, "Automatically Characterizing Large Scale Program Behavior, " In Proc. ASPLOS, pp. 45-57, 2002.
20. S. Thoziyoor, N. Muralimanohar, J. H. Ahn, and N. P. Jouppi, "CACTI 5.1, " Technical Report HPL-2008-20, 2008.
21. M. Thuresson, L. Spracklen, and P. Stenstrom, "Memory- Link Compression Schemes: A Value Locality Perspective, " IEEE Transactions on Computers, v.57 n.7, p.916-927, July 2008.
22. L. Villa, M. Zhang, and K. Asanovic, "Dynamic Zero Compression for Cache Energy Reduction, " In Proc. MICRO-33, pp. 214-220, 2000.
23. J. Yang and R. Gupta, "Frequent Value Locality and its Applications, " ACM Transactions on Embedded Computing Systems, 1(1):79-105, Nov 2002.
24. J. Yang and R. Gupta, "Energy Efficient Frequent Value Data Cache Design, " In Proc. MICRO-35, pp. 197-207, 2002.
25. K. C. Yeager, "The MIPS R10000 Superscalar Microprocessor, " IEEE Micro, 16(2): 28-40, 1996.