Zero-value caches: Cancelling loads that return zero

Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT

Volumn , Issue , 2009, Pages 237-245

  Islam, Mafijul Md ^a   Stenstrom, Per ^a  

^a CHALMERS UNIVERSITY OF TECHNOLOGY   (Sweden)

Author keywords

Frequent value locality; Load criticality; Load scheduling; Zero load; Zero value cache

Indexed keywords

CRITICAL DESIGN; FREQUENT VALUES; LOAD SCHEDULING; MEMORY LOCATIONS; PERFORMANCE LOSS; ZERO LOAD;

CRITICALITY (NUCLEAR FISSION); ELECTRON ENERGY LOSS SPECTROSCOPY; ENERGY DISSIPATION; ENERGY DISSIPATORS; PARALLEL ARCHITECTURES; SCHEDULING;

INVESTMENTS;

EID: 70449643567     PISSN: 1089795X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/PACT.2009.29     Document Type: Conference Paper

References (31)

1. A. R. Alameldeen and D. A. Wood, "Adaptive Cache Compression for High-Performance Processors," In Proc. ISCA-31, pp. 212-223, 2004.
2. D. Brooks, V. Tiwari, and M. Martonosi, "Wattch: A Framework for Architectural-Level Power Analysis and Optimizations," In Proc. ISCA-27, pp. 83-94, 2000.
3. D. Burger and T. Austin, "The SimpleScalar Tool Set Version 2.0," Technical Report TR-CS-97-1342, University of Wisconsin-Madison, 1997.
4. M. Burtscher and B. G. Zorn, "Hybrid Load-Value Predictors," IEEE Transactions on Computers, 51(7): 759-774, 2002.
5. B. Calder and G. Reinman, "A Comparative Survey of Load Speculation Architectures," Journal of Instruction-Level Parallelism, 2000(1): 1-39.
6. L. Ceze, K. Strauss, J. Tuck, J. Torrellas, and J. Renau, "CAVA: Using Checkpoint-assisted Value Prediction to Hide L2 Misses," ACM Trans. Archit. Code Optim. 3(2): 182-208, 2006.
7. J. Dusser, T. Piquet, and A. Seznec, "Zero-Content Augmented Caches," Technical Report RR-6705, INRIA, October, 2008.
8. M. Ekman and P. Stenstrom, "A Robust Main-Memory Compression Scheme," In Proc. ISCA-32, pp. 74-85, 2005.
9. D. Burger, J. R. Goodman, and A. Kagi, "Memory Bandwidth Limitations of Future Microprocessors," In Proc. ISCA-23, pp. 78-89, 1996.
10. M. Gries and A. Romer, "Performance Evaluation of Recent DRAM Architectures for Embedded Systems," TIK Report Nr. 82, Swiss Federal Institute of Technology (ETH), 1999.
11. Intel Corporation, "Introducing the 45nm Next-Generation Intel® Core™ Microarchitecture,. Technology@Intel Magazine, 4(10), 2007.
12. M. M. Islam and P. Stenstrom, "Zero Loads: Canceling Load Requests by Tracking Zero Values," In Proc. MEDEA 2008 Workshop, October, 2008.
13. JEDEC, "JEDEC Standard No. 79-3C," November, 2008.
14. M. G. J. Kin and W. H. Mangione-Smith, "The Filter Cache: An Energy Efficient Memory Structure," In Proc. MICRO-30, pp. 184-193, 1997.
15. N. Kirman, M. Kirman, M. Chaudhuri, and J. F. Martinez, "Checkpointed Early Load Retirement," In Proc. HPCA-11, pp. 16-27, 2005.
16. P. Kongetira, K. Aingaran, and K. Olukotun, "Niagara: A 32-Way Multithreaded SPARC Processor," IEEE Micro: 21-29, 2005.
17. K. M. Lepak, G. B. Bell, and M. H. Lipasti, "Silent Stores and Store Value Locality," IEEE Transactions on Computers, 50(11): 1174-1190, 2001.
18. H. Q. Le, W. J. Starke, J. S. Fields, F. P. O'Connell, D.Q. Nguyen, B. J. Ronchetti, W. M. Sauer, E. M. Schwarz, and M. T. Vaden, "IBM POWER6 microarchitecture," IBM Journal of Research and Development, 51(6): 639-662, 2007.
19. M. H. Lipasti, C. B Wilkerson, and J. P. Shen, "Value Locality and Load Value Prediction," In Proc. ASPLOS, pp. 138-147, 1996.
20. G. Memik, G. Reinman, and W. H. Mangione-Smith, "Just Say No: Benefits of Early Cache Miss Determination," In Proc. HPCA-9, pp. 307-316, 2003.
21. A. Roth, "Store Vulnerability Window (SVW): A Filter and Potential Replacement for Load Re-Execution," Journal of Instruction Level Parallelism, vol. 8, September 2006.
22. T. Sha, M. M. K. Martin, and A. Roth, "NoSQ: Store-Load Communication without a Store Queue," IEEE Micro, vol. 27, no. 1, pp. 106-113, Jan./Feb. 2007.
23. T. Sherwood, E. Perelman, G. Hamerly, and B. Calder, "Automatically Characterizing Large Scale Program Behavior," In Proc. ASPLOS, pp. 45-57, 2002.
24. S. T. Srinivasan, R. D. Ju, A. R. Lebeck, and C. Wilkerson, "Locality vs. Criticality,. In Proc. ISCA-28, pp. 132-143, 2001.
25. S. S. Stone, K. M. Woley, and M. I Frank, "Address-Indexed Memory Disambiguation and Store-to-Load Forwarding," In Proc. MICRO-38, pp. 171-182, 2005.
26. S. Subramaniam and G. H. Loh, "Fire-and-Forget: Load/Store Scheduling with No Store Queue at All," In Proc. MICRO-39, pp. 273-284, 2006.
27. S. Thoziyoor, N. Muralimanohar, J. H. Ahn, and N. P. Jouppi, "CACTI 5.1," Technical Report HPL-2008-20, 2008.
28. J. Yang and R. Gupta, "Frequent Value Locality and its Applications," ACM Transactions on Embedded Computing Systems, 1(1):79-105, Nov 2002.
29. J. Yang and R. Gupta, "Energy Efficient Frequent Value Data Cache Design," In Proc. MICRO-35, pp. 197-207, 2002.
30. K. C. Yeager, "The MIPS R10000 Superscalar Microprocessor," IEEE Micro, 16(2): 28-40, 1996.
31. L. Villa, M. Zhang, and K. Asanovic, "Dynamic Zero Compression for Cache Energy Reduction," In Proc. of the MICRO-33, pp. 214-220, 2000.