Energy efficient Frequent Value data Cache design

Proceedings of the Annual International Symposium on Microarchitecture, MICRO

Volumn 2002-January, Issue , 2002, Pages 197-207

  Yang, Jun ^a   Gupta, Rajiv ^b  

^a University of California Riverside   (United States)

^b University of Arizona   (United States)

Author keywords

Batteries; Cache memory; Computer science; Delay effects; Encoding; Energy consumption; Energy efficiency; Mobile computing; Power engineering and energy; Process design

Indexed keywords

BUFFER STORAGE; CACHE MEMORY; COMPUTER ARCHITECTURE; COMPUTER SCIENCE; EMBEDDED SYSTEMS; ENCODING (SYMBOLS); ENERGY UTILIZATION; MOBILE COMPUTING; PROCESS DESIGN; SOLAR CELLS; TIME DELAY;

ADDITIONAL CYCLES; CACHE ENERGY; DELAY EFFECTS; ENERGY EFFICIENT; FREQUENT VALUE CACHE; FREQUENT VALUES; MEMORY ACCESS; POWER ENGINEERING AND ENERGIES;

ENERGY EFFICIENCY;

EID: 84948961559     PISSN: 10724451     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/MICRO.2002.1176250     Document Type: Conference Paper

References (19)

1. D. H. Albonesi, "Selective Cache Ways: On Demand Cache Resource Allocation, " IEEE/ACM International Symposium on Microarchitecture (MICRO-32), pages 248-259, 1999.
2. D. Brooks, V. Tiwari, and M. Martonosi, "Wattch: A Framework for Architectural-Level Power Analysis and Optimizations, " International Symposium on Computer Architecture (ISCA), pages 83-94, 2000.
3. B. Calder, P. Feller and A. Eustace, "Value Profiling, " IEEE/ACM International Symposium on Microarchitecture (MICRO-30), pages 259-269, 1997.
4. R. Canal, A. Gonzalez, and J. E. Smith, "Very Low Power Pipelines Using Significance Compression, " IEEE/ACM International Symposium on Microarchitecture (MICRO-33), pages 181-190, 2000.
5. K. Ghose and M. B. Kamble "Reducing Power in Superscalar Processor Caches using Subbanking, Multiple Line Buffers, and Bit Line Segmentation, " IEEE/ACM International Symposium. on Low Power Electronics and Design (ISPLED), pages 70-75, 1999.
6. J-S. Lee, W-K. Hong, and S-D. Kim, "Design and Evaluation of a Selective Compressed Memory System, " International Conference. on Computer Design (ICCD), pages 184-191, 1999.
7. J. Kin, M. Gupta, and W. H. Mangione-Smith, "The Filter Cache: An Energy Efficient Memory Structure, " IEEE/ACM International Symposium on Microarchitecture (MICRO-30), pages 184-193, 1997.
8. S. Onder and R. Gupta, "Automatic Generation of Microarchitecture Simulators, " IEEE International Conference on Computer Languages, pages 80-89, 1998.
9. M. D. Powell, S-H. Yang, B. Falsafi, K. Roy, T. N. Vijaykumar, "Gated Vdd: A Circuit Technique to Reduce Leakage in Deep-submicron Cache Memories, " IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED), pages 90-95, 2000.
10. M. Huang, J. Renau, S. M. Yoo and J. Torrellas, "L1 Data Cache Decomposition for Energy Efficiency, " IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED), pages 10-15, 2001.
11. P. Ranganathan, S. Adve, and N. Jouppi, "Reconfigurable Caches and their Application to Media Processing, " International Symposium on Computer Architecture (ISCA), pages 214-224, 2000.
12. L. Villa, M. Zhang, K. Asanovic, "Dynamic Zero Compression for Cache Energy Reduction, " IEEE/ACM International Symposium on Microarchitecture (MICRO-33), pages 214-220, 2000.
13. S. Wilton and N. Jouppi "An Enhanced Access and Cycle Time Model for On-Chip Caches, " Technique Report, Western Research Lab., May 1993.
14. S-H. Yang, M. D. Powell, B. Falsafi, K. Roy, and T. N. Vijaykumar, "An Integrated Circuit/Architecture Approach for Reducing Leakage in Deep-Submicron High-Performance ICaches, " IEEE International Symposium on High-Performance Computer Architecture (HPCA), pages 147-157, 2001.
15. J. Yang and R. Gupta, "Frequent Value Locality and its Applications, " to appear ACM Transactions on Embedded Computing Systems, 2002.
16. J. Yang and R. Gupta, "FV Encoding for Low-Power Data I/O, " ACM/IEEE International Symposium on Low Power Electronics and Design (ISLPED), pages 84-87, 2001.
17. J. Yang and R. Gupta, "Energy-Efficient Load and Store Reuse, " IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED), pages 72-75, 2001.
18. J. Yang, Y. Zhang, and R. Gupta, "Frequent Value Compression in Data Caches, " IEEE/ACM International Symposium on Microarchitecture (MICRO-33), pages 258-265, 2000.
19. Y. Zhang, J. Yang, and R. Gupta, "Frequent Value Locality and Value-Centric Data Cache Design, " ACM 9th International Conference. on Architectural Support for Programming Languages and Operating Systems (ASPLOS), pages 150-159, 2000.