A mostly-digital variable-rate continuous-time delta-sigma modulator ADC

IEEE Journal of Solid-State Circuits

Volumn 45, Issue 12, 2010, Pages 2634-2646

  Taylor, Gerry ^a   Galton, Ian ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

delta sigma ADC; TermsContinuous time delta sigma modulator; VCO ADC

Indexed keywords

ACTIVE AREA; CMOS TECHNOLOGY; CONTINUOUS TIME; DELTA SIGMA MODULATOR; DELTA-SIGMA ADC; DIGITAL BACKGROUND CALIBRATION; DIGITAL CIRCUITRY; IC PROCESS; POWER DISSIPATION; RE-CONFIGURABLE; REFERENCE VOLTAGES; TERMSCONTINUOUS-TIME DELTA-SIGMA MODULATOR; VARIABLE RATE; VCO ADC; VOLTAGE-CONTROLLED RING OSCILLATORS;

ANALOG TO DIGITAL CONVERSION; CMOS INTEGRATED CIRCUITS; CONTINUOUS TIME SYSTEMS; ELECTRIC CONVERTERS; JITTER; VARIABLE FREQUENCY OSCILLATORS;

MODULATORS;

EID: 78650058261     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2010.2073193     Document Type: Conference Paper

References (19)

1. R. Schreier and G. C. Temes, Understanding Delta-Sigma Data Converters. New York: Wiley, 2005.
2. W. Yang, W. Schofield, H. Shibata, S. Korrapati, A. Shaikh, N. Abaskharoun, and D. Ribner, "A 100 mW 10 MHz-BW CT AS modulator with 87 dB DR and 91 dBc IMD", in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 2008, pp. 498-499.
3. G. Mitteregger, C. Ebner, S. Mechnig, T. Blon, C. Holugigue, and E. Romani, "A 20-mW 640-MHz CMOS continuous-time AS ADC with 20-MHz signal bandwidth, 80-dB dynamic range and 12-bit ENOB", IEEE J. Solid-State Circuits, vol. 41, no. 12, pp. 2641-2649, Dec. 2006.
4. M. Park and M. Perrott, "A 0.13μm CMOS 78 dB SNDR 87 mW 20 MHz BW CT AS ADC with VCO-based integrator and quantizer", in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 2009, pp. 170-171.
5. V. Dhanasekaran, M. Gambhir, M. M. Elsayed, E. Sánchez-Sinencio, J. Silva-Martinez, C. Mishra, L. Chen, and E. Pankratz, "A 20 mHz BW 68 dB DR CT AS ADC based on a multi-bit time-domain quantizer and feedback element", in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 2009, pp. 174-175.
6. M. Høvin, A. Olsen, T. S. Lande, and C. Toumazou, "Delta-sigma modulators using frequency-modulated intermediate values", IEEE J. Solid-State Circuits, vol. 32, no. 1, pp. 13-22, Jan. 1997.
7. J. Kim and S. Cho, "A time-based analog-to-digital converter using a multi-phase voltage-controlled oscillator", in Proc. IEEE Int. Symp. Circuits and Systems (ISCAS), May 2006, pp. 3934-3937.
8. R. Naiknaware, H. Tang, and T. Fiez, "Time-referenced single-path multi-bit AS ADC using a VCO-based quantizer", IEEE Trans. Circuits Syst. II: Analog Digital Signal Process., vol. 47, no. 7, pp. 596-602, Jul. 2000.
9. A. Iwata, N. Sakimura, M. Nagata, and T. Morie, "The architecture of delta sigma analog-to-digital converters using a voltage-controlled oscillator as a multibit quantizer", IEEE Trans. Circuits Syst. II: Analog Digital Signal Process., vol. 46, no. 7, pp. 941-945, Jul. 1999.
10. U. Wismar, D. Wisland, and P. Andreani, "A 0.2 V, 7.5 μW, 20 kHz S A modulator with 69 dB SNR in 90 nm CMOS", in Proc. European Solid-State Circuits Conf. (ESSCIRC), Sep. 2007, pp. 206-209.
11. F. Opteynde, "A maximally-digital radio receiver front-end", in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 2010, pp. 450-451.
12. M. Z. Straayer and M. H. Perrott, "A 12-bit, 10-MHz bandwidth, continuous-time S A ADC with a 5-bit, 950-MS/s VCO-based quantizer", IEEE J. Solid-State Circuits, vol. 43, no. 4, pp. 805-814, Apr. 2008.
13. I. Galton and G. Taylor, "A mostly digital variable-rate continuoustime ADC AS modulator", in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 2010, pp. 298-299.
14. A. Panigada and I. Galton, "Digital background correction of harmonic distortion in pipelined ADCs", IEEE Trans. Circuits Syst. I: Reg. Papers, vol. 53, no. 9, pp. 1885-1895, Sep. 2006.
15. Panigada and I. Galton, "A 130 mW 100 MS/s pipelined ADC with 69 dB SNDR enabled by digital harmonic distortion correction", IEEE J. Solid-State Circuits, vol. 44, no. 12, pp. 3314-3328, Dec. 2009.
16. I. Galton, "Granular quantization noise in a class of delta-sigma modulators", IEEE Trans. Inf. Theory, vol. 40, no. 3, pp. 848-859, May 1994.
17. A. B. Sripad and D. L. Snyder, "A necessary and sufficient condition for quantization errors to be uniform and white", IEEE Trans. Acoust., Speech, Signal Process., vol. ASSP-25, no. 5, pp. 442-448, Oct. 1977.
18. R. Adams, K. Nguyen, and K. Sweetland, "A 113 dB SNR oversampling DAC with segmented noise-shaped scrambling", in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 1998, pp. 62-63, 413.
19. B. Boser, K.-P. Karmann, H. Martin, and B. Wooley, "Simulating and testing oversampled analog-to-digital converters", IEEE Trans. Computer-Aided Design, vol. 7, no. 6, pp. 668-674, Jun. 1988.