Time-referenced single-path multi-bit AE ADC using a VCO-based quantizer

IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing

Volumn 47, Issue 7, 2000, Pages 596-602

  Naiknaware, Ravindranath ^a   Tang, Haiming ^b   Fiez, Terri S ^b  

^a MAXIM INTEGRATED PRODUCTS   (United States)

^b Oregon State University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DIGITAL TO ANALOG CONVERSION; ERROR ANALYSIS; FEEDBACK; VARIABLE FREQUENCY OSCILLATORS;

MULTIBIT DIGITAL TO ANALOG CONVERTERS (DAC); MULTIBIT QUANTIZERS; SINGLE-PATH MULTIBIT DELTA-SIGMA ANALOG TO DIGITAL CONVERTERS (ADC);

DELTA SIGMA MODULATION;

EID: 0034230321     PISSN: 10577130     EISSN: None     Source Type: Journal    
DOI: 10.1109/82.850418     Document Type: Article

References (12)

1. Y. Matsuya, K. Uchimura, A. Iwata, T. Kobayashi, M. Ishikawa, and T. Yoshitome, "A 16-bit oversampling A-to-D conversion technology using triple-integration noise shaping," IEEE J. Solid-State Circuits, vol. 30, pp. 921-929, Dec. 1987.
2. R. Baird and T. S. Fiez, "Linearity enhancement of multi-bit AE A/D and D/A converters using data weighted averaging," IEEE Trans. Circuits Syst. 11, vol. 42, pp. 753-762, Dec. 1995.
3. R. Schreier and B. Zhang, "Noise-shaped multi-bit D/A converter employing unit elements," Electron. Lett., vol. 31, pp. 1712-1713, Sept. 1995.
4. R. W. Adams and T. W. Kwan, "Date-Directed Scrambler for Multi-bit Noise Shaping D/A Converters," U.S. Patent 5404 142, Apr. 1995.
5. S. R. Norsworthy, D. A. Rich, and T. R. Viswanathan, "A minimal multi-bit digital noise shaping architecture," Proc. IEEE Int. Symp. Circuits and Systems, vol. 1, pp. 5-8, May 1996.
6. I. Gallon, "Spectral shaping of circuit errors in digital-to-analog converters," IEEE Trans. Circuits Syst. II, vol. 44, pp. 808-817, Oct. 1997.
7. L. Richard Carley, "A noise-shaping coder topology for 15+ Bit converters," IEEEJ. Solid-State Circuits, vol. 24, pp. 267-273, Apr. 1989.
8. R. Naiknaware and T. Fiez, "Time-referenced single-path multi-bit AE ADC using a VCO based quantizer," in Proc. IEEE Int. Symp. Circuits and Systems, June 1999, pp. 278-281.
9. A. Iwata, N. Skimura, M. Nagata, and T. Morie, "An architecture of delta sigma A-to-D converters using a voltage controlled oscillator as a multi-bit quantizer," in Proc. IEEE Int. Symp. Circuits and Systems, May 1998, pp. 445-48.
10. -, "The architecture of delta sigma analog-to-digital converters using a voltage-controlled oscillator as a multi-bit quantizer," IEEE Trans. Circuits Syst. II, vol. 46, pp. 941-944, July 1999.
11. B. Razavi, Monolithic Phase-Locked Loops and Clock Recovery Circuits. Piscataway, NJ: IEEE Press, 1996.
12. S. R. Norsworthy, R. Schreier, and G. C. Ternes, Delta-Sigma Data Converters-Theory, Design, and Simulation. Piscataway, NJ: IEEE Press, 1997.