Design of LDPC decoders for improved low error rate performance: Quantization and algorithm choices

IEEE Transactions on Communications

Volumn 57, Issue 11, 2009, Pages 3258-3268

  Zhang, Zhengya ^a,b   Dolecek, Lara ^c   Anantharam, Venkat ^a   Wainwright, Martin J ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

^b UNIVERSITY OF MICHIGAN   (United States)

^c UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

Absorbing set; Error floor; Iterative decoder implementation; Low density parity check (LDPC) code; Message passing decoding

Indexed keywords

ABSORBING SET; ERROR FLOOR; ITERATIVE DECODER; LOW-DENSITY PARITY-CHECK CODES; MESSAGE-PASSING DECODING;

BIT ERROR RATE; CODES (SYMBOLS); CODING ERRORS; ERROR STATISTICS; FLOORS; ITERATIVE DECODING; MATRIX ALGEBRA; MESSAGE PASSING;

FREQUENCY SELECTIVE FADING;

EID: 78649295188     PISSN: 00906778     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCOMM.2009.11.080105     Document Type: Article

References (34)

1. R. G. Gallager, Low-Density Parity-Check Codes. Cambridge, MA: MIT Press, 1963.
2. T. Richardson, "Error floors of LDPC codes", in Proc. Allerton Conf. Commun., Control, Computing, Monticello, IL, Oct. 2003, pp. 1426-1435.
3. Z. Zhang, L. Dolecek, B. Nikolić, V. Anantharam, and M. Wainwright, "Investigation of error floors of structured low-density parity-check codes by hardware emulation", in Proc. IEEE Global Commun. Conf., San Francisco, CA, Nov. 2006, pp. 1-6.
4. D. J. C. MacKay and M. S. Postol, "Weaknesses of Margulis and Ramanujan-Margulis low-density parity-check codes", Electronic Notes Theoretical Computer Science, vol. 74, pp. 97-104, Oct. 2003.
5. J. Chen, A. Dholakia, E. Eleftheriou, M. P. C. Fossorier, and X. Hu, "Reduced-complexity decoding of LDPC codes", IEEE Trans. Commun., vol. 53, no. 8, pp. 1288-1299, Aug. 2005.
6. J. Zhao, F. Zarkeshvari, and A. H. Banihashemi, "On implementation of min-sum algorithm and its modifications for decoding low-density parity-check (LDPC) codes", IEEE Trans. Commun., vol. 53, no. 4, pp. 549-554, Apr. 2005.
7. L. Sun, H. Song, Z. Keirn, and B. Kumar, "Field programmable gate array (FPGA) for iterative code evaluation", IEEE Trans. Magnetics, vol. 42, no. 2, pp. 226-231, Feb. 2006.
8. L. Yang, H. Liu, and R. Shi, "Code construction and FGPA implementation of capacity approaching low error-floor LDPC decoder", IEEE Trans. Circuits Systems-I: Regular Papers, vol. 53, no. 4, pp. 892-904, Apr. 2006.
9. F. Verdier and D. Declercq, "A low-cost parallel scalable FPGA architecture for regular and irregular LDPC decoding", IEEE Trans. Commun., vol. 54, no. 7, pp. 1215-1223, June 2006.
10. I. Djurdjevic, J. Xu, K. Abdel-Ghaffar, and S. Lin, "A class of lowdensity parity-check codes constructed based on Reed-Solomon codes with two information symbols", IEEE Commun. Lett., vol. 7, no. 7, pp. 317-319, July 2003.
11. J. L. Fan, "Array codes as low-density parity-check codes", in Proc. International Symp. Turbo Codes Related Topics, Brest, France, Sep. 2000, pp. 543-546.
12. J. Hagenauer, E. Offer, and L. Papke, "Iterative decoding of binary block and convolutional codes", IEEE Trans. Inf. Theory, vol. 42, no. 2, pp. 429-445, Mar. 1996.
13. M. P. C. Fossorier, M. Mihaljevic, and H. Imai, "Reduced complexity iterative decoding of low-density parity check codes based on belief propagation", IEEE Trans. Commun., vol. 47, no. 5, pp. 673-680, May 1999.
14. E. Yeo, B. Nikolić, and V. Anantharam, "Iterative decoder architectures", IEEE Commun. Mag., vol. 41, no. 8, pp. 132-140, Aug. 2003.
15. R. M. Tanner, D. Sridhara, A. Sridharan, T. E. Fuja, and D. J. Costello, "LDPC block and convolutional codes based on circulant matrices", IEEE Trans. Inf. Theory, vol. 50, no. 12, pp. 2966-2984, Dec. 2004.
16. J. Rosenthal and P. O. Vontobel, "Construction of LDPC codes based on Ramanujan graphs and ideas from Margulis", in Proc. Allerton Conf. Commun., Control, Computing, Monticello, IL, Oct. 2000, pp. 248-257.
17. IEEE Standard for Local and Metropolitan Area Networks Part 16: Air Interface for Fixed and Mobile Broadband Wireless Access Systems Amendment 2: Physical and Medium Access Control Layers for Combined Fixed and Mobile Operation in Licensed Bands and Corrigendum 1, IEEE Std. 802.16e, Feb. 2006.
18. IEEE Standard for Information Technology-Telecommunications and Information Exchange between Systems-Local and Metropolitan Area Networks-Specific Requirements Part 3: Carrier Sense Multiple Access with Collision Detection (CSMA/CD) Access Method and Physical Layer Specifications, IEEE Std. 802.3an, Sept. 2006.
19. M. M. Mansour and N. R. Shanbhag, "Low-power VLSI decoder architectures for LDPC codes", in Proc. International Symp. Low Power Electronics Design, Monterey, CA, Aug. 2002, pp. 284-289.
20. A. J. Blanksby and C. J. Howland, "A 690-mW 1-Gb/s 1024-b, rate-1/2 low-density parity-check code decoder", IEEE J. Solid-State Circuits, vol. 37, no. 3, pp. 404-412, Mar. 2002.
21. Xilinx Virtex Series FPGA, Xilinx Corporation. [Online]. Available: http://www.xilinx.com/products/silicon-solutions/fpgas/virtex/
22. Xilinx Additive White Gaussian Noise, Xilinx Corporation. [Online]. Available: http://www.xilinx.com/products/ipcenter/DO-DI-AWGN.htm
23. D. U. Lee, W. Luk, J. D. Villasenor, and P. Y. K. Cheung, "A Gaussian noise generator for hardware-based simulations", IEEE Trans. Computers, vol. 53, no. 12, pp. 1523-1534, Dec. 2004.
24. L. Dolecek, Z. Zhang, V. Anantharam, M. Wainwright, and B. Nikolić, "Analysis of absorbing sets for array-based LDPC codes", in Proc. IEEE International Conf. Commun., Glasgow, UK, June 2007, pp. 6261-6268.
25. L. Dolecek, Z. Zhang, V. Anantharam, M. J. Wainwright, and B. Nikolić, "Analysis of absorbing sets and fully absorbing sets of array-based LDPC codes", IEEE Trans. Inf. Theory, 2009, to be published.
26. G. D. Forney, Jr., "Codes on graphs: normal realizations", IEEE Trans. Inf. Theory, vol. 47, no. 2, pp. 520-548, Feb. 2001.
27. N. Wiberg, "Codes and decoding on general graphs", Ph. D. dissertation, Linköping University, Linköping, Sweden, 1996.
28. C. Di, D. Proietti, I. E. Telatar, T. J. Richardson, and R. L. Urbanke, "Finite-length analysis of low-density parity-check codes on the binary erasure channel", IEEE Trans. Inf. Theory, vol. 48, no. 6, pp. 1570-1579, June 2002.
29. H. Xiao and A. H. Banihashemi, "Estimation of bit and frame error rates of finite-length low-density parity-check codes on binary symmetric channels", IEEE Trans. Commun., vol. 55, no. 12, pp. 2234-2239, Dec. 2007.
30. S. K. Chilappagari, S. Sankaranarayanan, and B. Vasic, "Error floors of LDPC codes on the binary symmetric channel", in Proc. IEEE International Conf. Commun., Istanbul, Turkey, June 2006, pp. 1089-1094.
31. L. Dolecek, Z. Zhang, M. J. Wainwright, V. Anantharam, and B. Nikolić, "Evaluation of the low frame error rate performance of LDPC codes using importance sampling", in Proc. IEEE Inform. Theory Workshop, Lake Tahoe, CA, Sep. 2007, pp. 202-207.
32. C. A. Cole, S. G. Wilson, E. K. Hall, and T. R. Giallorenzi, "A general method for finding low error rates of LDPC codes", IEEE Trans. Inf. Theory, submitted for publication.
33. O. Milenkovic, E. Soljanin, and P. Whiting, "Asymptotic spectra of trapping sets in regular and irregular LDPC code ensembles", IEEE Trans. Inf. Theory, vol. 53, no. 1, pp. 39-55, Jan. 2007.
34. Z. Zhang, L. Dolecek, M. Wainwright, V. Anantharam, and B. Nikolić, "Quantization effects of low-density parity-check codes", in Proc. IEEE International Conf. Commun., Glasgow, UK, June 2007, pp. 6231-6237.